

# EFM<sup>®</sup>32

*... the world's most energy friendly microcontrollers*

## EFM32GG880 Errata, Chip rev. D

F1024/F512



This document describes errata for the latest revision of EFM32GG880 devices.

# 1 Errata

This document contains information on the errata of the latest revision of this device. For errata on older revisions, please refer to the errata history for the device. The device datasheet explains how to identify chip revision, either from package marking or electronically.

In addition to the errata noted below, the errata for the ARM Cortex-M3 r2p1 ([www.arm.com](http://www.arm.com)) also applies to this device.

## 1.1 Chip revision D

**Table 1.1. Erratas**

| ID     | Title/Problem  | Effect   | Fix/Workaround   |
|--------|--|--|--|
| ADC1   | <b>Offset in ADC Temperature Sensor Calibration Data</b><br><br>The ADC temperature sensor calibration value stored in the Device Information (DI) Page has an offset. | For devices with PROD_REV values of 16 or 17, the ADC0_TEMP_0_READ_1V25 register of the Device Information Page has an offset of 112. Using this value for calculating the absolute temperature gives an approximately 18 degrees too high value. Relative temperature measurements (temperature changes) are not affected by this offset. | For devices with PROD_REV values of 16 or 17, use ADC0_TEMP_0_READ_1V25 - 112 instead of ADC0_TEMP_0_READ_1V25 when calculating the temperature.   |
| BURTC1 | <b>BURTC LPMODE entry</b><br><br>Entering LPMODE with LPCOMP=7 causes counter error.   | Counting error occurs if overflow on 7 LSBs happens when entering LPMODE with LPCOMP=7. This results in the counter value being 256 less than it should be after the error. The error accumulates.   | Avoid using LPMODE with LPCOMP=7.  |
| BU5    | <b>LFXO missing cycles during IOVDD rampings</b><br><br>LFXO missing cycles during IOVDD ramping when used in combination with Backup mode.                            | When IOVDD is ramped, the DC-level of the XTAL signal changes, resulting in missed LFXO cycles and possible glitches on the LFXO clock.  | Set PRESC in BURTC_CTRL to greater than 0 when ramping IOVDD in combination with Backup mode to avoid glitches on the LFXO clock.  |
| BU6    | <b>Current leakage in Backup mode</b>  | In Backup mode, when VDD > BU_VIN + 0.7, current will leak from VDD.   | To avoid leakage, exit Backup mode before VDD exceeds the voltage where the leakage start by configuring the threshold in EMU_BUACT.   |
| CMU4   | <b>LFXO boost buffer current setting</b><br><br>LFXO boost buffer current must be disabled   | LFXO will not work properly with LFXOBUFCUR in CMU_CTRL set.   | Do not set LFXOBUFCUR in CMU_CTRL.   |
| CMU5   | <b>LFXO startup at high temperature</b>  | For devices with PROD_REV = 16, LFXO may have startup issues with low capacitance crystals when using the default LFXO configuration.  | Make this line of code part of your startup code, typically in the start of main(): <code>*((volatile uint32_t*) 0x400c80C0) = (*((volatile uint32_t*) 0x400c80C0) &amp; ~(1&lt;&lt;6))   (1&lt;&lt;4);</code> . |

| ID     | Title/Problem  | Effect   | Fix/Workaround  |
|--------|--|--|---|
|        | LFXO does not start at high temperature with default configuration.  |  |   |
| DI1    | <b>Flash Page Size</b><br><br>The MEM_INFO_PAGE_SIZE value stored in Device Information (DI) Page is incorrect.                        | For devices with PROD_REV values lower than 18, the MEM_INFO_PAGE_SIZE register value in the Device Information Page is incorrect.   | Use fixed flash page size of 4k bytes.  |
| EBI3   | <b>Page mode read in D16A16ALE mode</b><br><br>Page mode read in D16A16ALE mode skips RDSETUP stage for page mode accesses.            | Page mode read in D16A16ALE mode skips RDSETUP stage for page mode accesses, making the read process go directly from ADDRSETUP to RDPA.   | To compensate for the missing hold time related to the ALE address latch, the HALFALE field in EBI_ADDRTIMING can be enabled providing a 1/2 cycle hold time. |
| LES3   | <b>AUXHFRCO and LESENSE</b><br><br>LESENSE will not work properly at low AUXHFRCO frequencies.   | LESENSE will not work properly when used with the AUXHFRCO running at the 1 or 7 MHz band.   | Do not use a AUXHFRCO frequency band of 1 or 7 MHz when used in combination with LESENSE.   |
| PRS1   | <b>Edge detect on GPIO/ACMP</b><br><br>Edge detect on peripherals with asynchronous edges might be missed.                             | When using edge detect in PRS on signals from ACMP, GPIO, RTC, LETIMER, LESENSE, VCMP and BURTC edges can be missed.   | Do not use edge detect on ACMP, GPIO, RTC, LETIMER, LESENSE, VCMP and BURTC.  |
| USART1 | <b>USART AUTOTX continues to transmit even with full RX buffer</b><br><br>USART AUTOTX continues to transmit even with full RX buffer. | When AUTOTX in USARTn_CTRL or AUTOTXEN in USARTn_TRIGCTRL is set, the USART will continue to transmit data even after the RX buffer is full. This may cause the RX buffer to overflow if the data is not read out in time. | No known workaround.  |

## 2 Revision History

### 2.1 Revision 0.60

June 5th, 2012

Added ADC1.

Added DI1.

### 2.2 Revision 0.50

April 24th, 2012

Added BU6.

Added CMU4.

Added CMU5.

Added LES3.

Removed Erratas not valid for chip revision.

### 2.3 Revision 0.40

January 19th, 2012

Updated CUR5.

### 2.4 Revision 0.30

January 13th, 2012

Added USART1.

### 2.5 Revision 0.20

January 6th, 2012

Added CMU3.

Added CUR3.

Added CUR5.

Added MSC1.

Updated PRS1.

Removed Erratas not valid for chip revision.

## **2.6 Revision 0.10**

November 4th, 2011

Initial preliminary release.

## A Disclaimer and Trademarks

### A.1 Disclaimer

*Energy Micro AS intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Energy Micro products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Energy Micro reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Energy Micro shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Energy Micro. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Energy Micro products are generally not intended for military applications. Energy Micro products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.*

### A.2 Trademark Information

Energy Micro, EFM32, EFR, logo and combinations thereof, and others are the registered trademarks or trademarks of Energy Micro AS. ARM, CORTEX, THUMB are the registered trademarks of ARM Limited. Other terms and product names may be trademarks of others.

## B Contact Information

### B.1 Energy Micro Corporate Headquarters

| Postal Address  | Visitor Address   | Technical Support                                 |
|---|---|---|
| Energy Micro AS<br>P.O. Box 4633 Nydalen<br>N-0405 Oslo<br>NORWAY             | Energy Micro AS<br>Sandakerveien 118<br>N-0484 Oslo<br>NORWAY | support.energymicro.com<br>Phone: +47 40 10 03 01 |
| <b>www.energymicro.com</b><br>Phone: +47 23 00 98 00<br>Fax: + 47 23 00 98 01 |   |   |

### B.2 Global Contacts

Visit **www.energymicro.com** for information on global distributors and representatives or contact **sales@energymicro.com** for additional information.

| Americas                     | Europe, Middle East and Africa | Asia and Pacific         |
|------------------------------|--------------------------------|--------------------------|
| www.energymicro.com/americas | www.energymicro.com/emea       | www.energymicro.com/asia |


## Table of Contents

|  |   |
|--|---|
| 1. Errata .....                                | 2 |
| 1.1. Chip revision D .....                     | 2 |
| 2. Revision History .....                      | 4 |
| 2.1. Revision 0.60 .....                       | 4 |
| 2.2. Revision 0.50 .....                       | 4 |
| 2.3. Revision 0.40 .....                       | 4 |
| 2.4. Revision 0.30 .....                       | 4 |
| 2.5. Revision 0.20 .....                       | 4 |
| 2.6. Revision 0.10 .....                       | 5 |
| A. Disclaimer and Trademarks .....             | 6 |
| A.1. Disclaimer .....                          | 6 |
| A.2. Trademark Information .....               | 6 |
| B. Contact Information .....                   | 7 |
| B.1. Energy Micro Corporate Headquarters ..... | 7 |
| B.2. Global Contacts .....                     | 7 |



List of Tables

1.1. Erratas ..... 2



**ENERGY**<sup>®</sup>  
*micro*

*Energy Micro AS  
Sandakerveien 118  
P.O. Box 4633 Nydalen  
N-0405 Oslo  
Norway*

*[www.energymicro.com](http://www.energymicro.com)*