

## EFM32GG395 Errata History

F1024/F512



This document describes known errata for all revisions of EFM32GG395 devices.

# 1 Errata History

## 1.1 Errata Overview

Table 1.1 (p. 2) shows which erratum is applicable for each revision. The device datasheet explains how to identify chip revision, either from package marking or electronically.

In addition to the errata noted below, the errata for the ARM Cortex-M3 r2p1 ([www.arm.com](http://www.arm.com)) also applies to all revisions of this device.

**Table 1.1. Errata Overview**

Erratum ID	Rev. D	Rev. C	Rev. B
ADC_E116	X		
ADC_E117	X	X	X
AES_E101	X	X	X
AES_E102	X	X	X
BU_E101			X
BU_E102			X
BU_E104			X
BU_E105	X	X	X
BU_E106	X		
BURTC_E101	X	X	X
BURTC_E102	X	X	X
CMU_E108			X
CMU_E110			X
CMU_E111		X	X
CMU_E112	X		
CMU_E113	X		
CMU_E114	X	X	X

Erratum ID	Rev. D	Rev. C	Rev. B
CUR_E103		X	
CUR_E104		X	X
DI_E101	X	X	X
DMA_E101	X	X	X
EBI_E101			X
EBI_E102			X
EBI_E103	X	X	X
EMU_E105			X
ETM_E101			X
GPIO_E101			X
LES_E101			X
LES_E102			X
LES_E103	X		
MSC_E101		X	X
OPA_E101			X
PRS_E101	X	X	X
USART_E112	X	X	X
USB_E101			X
USB_E102			X
USB_E103	X	X	X
USB_E104	X	X	X
USB_E105	X	X	X
USB_E106			X
USB_E107		X	X

Erratum ID	Rev. D	Rev. C	Rev. B
USB_E108		X	X
USB_E109	X	X	X
USB_E110	X	X	X

## 1.2 EFM32GG395 Errata Descriptions

**Table 1.2. EFM32GG395 Errata Descriptions**

ID	Title/Problem	Effect	Fix/Workaround
ADC_E116	<p><b>Offset in ADC Temperature Sensor Calibration Data</b></p> <p>The ADC temperature sensor calibration value stored in the Device Information (DI) Page has an offset.</p>	<p>For devices with PROD_REV values of 16 or 17, the ADC0_TEMP_0_READ_1V25 register of the Device Information Page has an offset of 112. Using this value for calculating the absolute temperature gives an approximately 18 degrees too high value. Relative temperature measurements (temperature changes) are not affected by this offset.</p>	<p>For devices with PROD_REV values of 16 or 17, use ADC0_TEMP_0_READ_1V25 - 112 instead of ADC0_TEMP_0_READ_1V25 when calculating the temperature.</p>
ADC_E117	<p><b>TIMEBASE not wide enough</b></p> <p>For 48 MHz ADC clock, the ADC_CTRL_TIMEBASE is not wide enough.</p>	<p>For ADC warm-up, the user is required to set the ADC_CTRL_TIMEBASE to the number of ADC clock cycles in 1 μs. As this register is only 5 bits wide, it does not support frequencies above 32 MHz.</p>	<p>If an ADC clock above 32 MHz is required, the acquisition time should be increased to also account for too short warmup-time.</p>
AES_E101	<p><b>BYTEORDER does not work in combination with DATASTART/XORSTART</b></p> <p>When the BYTEORDER bit in AES_CTRL is set, an encryption or decryption should not be started through DATASTART or XORSTART.</p>	<p>If BYTEORDER is used in combination with DATASTART or XORSTART, the AES data and key are interpreted in the wrong order.</p>	<p>Do not use BYTEORDER in combination with DATASTART or XORSTART.</p>
AES_E102	<p><b>AES_STATUS_RUNNING set one cycle late with BYTEORDER set</b></p> <p>When the BYTEORDER bit in AES_CTRL is set, AES_STATUS_RUNNING is set one cycle late.</p>	<p>If BYTEORDER is used, it will take one cycle for the AES_STATUS_RUNNING flag to be set. This means that polling this status flag should be postponed at least one cycle after starting encryption/decryption.</p>	<p>If polling the AES_STATUS_RUNNING is preferred, insert a No Operation assembly instruction (NOP()) before starting to poll the status flag.</p>

ID	Title/Problem	Effect	Fix/Workaround
BU_E101	<p><b>Backup power increased power consumption</b></p> <p>Additional current consumption on BU_VIN approximately 100uA when VDD_DREG is between 0.3 BU_VIN to 0.7 BU_VIN.</p>	Additional current consumption on BU_VIN approximately 100uA when VDD_DREG is between 0.3 BU_VIN to 0.7 BU_VIN.	Avoid having VDD_DREG in between 0.3 BU_VIN to 0.7 BU_VIN.
BU_E102	<p><b>EM4 GPIO retention in backup mode</b></p> <p>EM4 GPIO retention not shut off in backup mode.</p>	With GPIO retention enabled, GPIO pins will still drive in backup mode.	Do not use EM4 GPIO retention in combination with backup mode.
BU_E104	<p><b>EM4 with backup BODs</b></p> <p>EM4 with backup BODs does not trigger reset.</p>	EM4 with backup BODs does not trigger reset.	Avoid using backup BODs when entering EM4.
BU_E105	<p><b>LFXO missing cycles during IOVDD rampings</b></p> <p>LFXO missing cycles during IOVDD ramping when used in combination with Backup mode.</p>	When IOVDD is ramped, the DC-level of the XTAL signal changes, resulting in missed LFXO cycles and possible glitches on the LFXO clock.	Set PRESC in BURTC_CTRL to greater than 0 when ramping IOVDD in combination with Backup mode to avoid glitches on the LFXO clock.
BU_E106	<p><b>Current leakage in Backup mode</b></p>	In Backup mode, when VDD > BU_VIN + 0.7, current will leak from VDD.	To avoid leakage, exit Backup mode before VDD exceeds the voltage where the leakage start by configuring the threshold in EMU_BUACT.
BURTC_E101	<p><b>BURTC LPMODE entry</b></p> <p>Entering LPMODE with LPCOMP=7 causes counter error.</p>	Counting error occurs if overflow on 7 LSBs happens when entering LPMODE with LPCOMP=7. This results in the counter value being 256 less than it should be after the error. The error accumulates.	Avoid using LPMODE with LPCOMP=7.
BURTC_E102	<p><b>BURTC_CNT read error</b></p> <p>Software reads from BURTC_CNT might fail when LPMODE is activated</p>	When LPMODE is active (i.e. BURTC_STATUS_LPMODEACT is high), software reads might result in wrong value being read from BURTC_CNT.	Before reading BURTC_CNT, disable LPMODE and wait for BURTC_STATUS_LPMODEACT to be cleared before reading BURTC_CNT.
CMU_E108	<p><b>LFxCLKEN write</b></p> <p>First write to LFXCLKEN can be missed.</p>	For devices with PROD_REV < 15, enabling the clock for LFA/LFB after reset and then immediately writing LFA-CLKEN/LFBCLKEN, may cause the write to miss its effect.	For devices with PROD_REV < 15, make sure CMU_SYNCBUSY is not set before writing LFACLKEN/LFBCLKEN. Can temporarily switch to HFCORECLKLEDIV2 to speed up clearing synchbusy.

ID	Title/Problem	Effect	Fix/Workaround
CMU_E110	<b>LFXO phase shift</b> Transients on pin D8 cause LFXO phase shift.	Transients on pin D8 can give a temporary phase shift on LFXO. Frequency is unchanged.	No known workaround.
CMU_E111	<b>LFXO configuration incorrect</b> LFXO configuration incorrect.	For devices with PROD_REV < 15, LFXOBUFCUR in CMU_CTRL is default 0 and LFXOBOOST in CMU_CTRL is default 1. However, these values are incorrect.	On devices with PROD_REV < 15, change LFXOBUFCUR to 1 and LFXOBOOST to 0.
CMU_E112	<b>LFXO boost buffer current setting</b> LFXO boost buffer current must be disabled	LFXO will not work properly with LFXOBUFCUR in CMU_CTRL set.	Do not set LFXOBUFCUR in CMU_CTRL.
CMU_E113	<b>LFXO startup at high temperature</b> LFXO does not start at high temperature with default configuration.	For devices with PROD_REV = 16, LFXO may have startup issues with low capacitance crystals when using the default LFXO configuration.	Make this line of code part of your startup code, typically in the start of main(): <code>*((volatile uint32_t*) 0x400c80C0) = (*(volatile uint32_t*) 0x400c80C0) &amp; ~(1&lt;&lt;6)   (1&lt;&lt;4);</code> .
CMU_E114	<b>Chip not waking up from EM2 when using prescaled non-HFRCO oscillator as HFCLK</b> Chip not waking up from EM2 when using prescaled non-HFRCO oscillator as HFCLK.	When the chip is running from any other prescaled oscillator than HFRCO as HFCLK and HFRCO disabled the chip will not wake-up from EM2.	Before entering EM2, clear CMU_CTRL_HFCLKDIV or enable HFRCO by setting CMU_OSCENCMD_HFRCOEN and wait until CMU_STATUS_HFRCORDY is set.
CUR_E103	<b>Increased EM2 current</b> Increased consumption in EM2	Current consumption in EM2 and EM3 has two stable states, the normal state (1200 nA and 900 nA for EM2 and EM3 respectively) and an error state. In the error state the current consumption in EM2 and EM3 is typically 4.5 uA at 25C (manufacturing test limits is set to 7 uA) but will increase with increased temperature. At 85C the error state EM2 and EM3 current consumption is typically 25 uA. It is unpredictable which state the device will go into on EM2/EM3 entry and it can also change state during operation.	No known workaround.
CUR_E104	<b>Increased current on AVDD2</b> Increased current on AVDD2 related to VREGO	When VREGO is floating or 0 V, a leakage can appear on AVDD2. This leakage is typically less than 10 uA, but can also rise to around 300 uA.	Make sure VREGO is always defined high when there is power on AVDD2. For bus-powered devices this is always the case, but for devices where the power on VREGO can be lost during operation, e.g. a USB device where the USB phy is powered from VBUS when a master is attached, a 5 MOhm to VDD can help keep VREGO defined.

ID	Title/Problem	Effect	Fix/Workaround
DI_E101	<b>Flash Page Size</b> The MEM_INFO_PAGE_SIZE value stored in Device Information (DI) Page is incorrect.	For devices with PROD_REV values lower than 18, the MEM_INFO_PAGE_SIZE register value in the Device Information Page is incorrect.	Use fixed flash page size of 4k bytes.
DMA_E101	<b>EM2 with WFE and DMA</b> WFE does not work for the DMA in EM2.	In EM2, when sleeping with WFE (Wait for Event), an interrupt from the DMA will not wake up the system.	Use WFI (Wait for Interrupt) or EM1 instead.
EBI_E101	<b>EBI masking functionality</b> EBI masking functionality is not limited to bank selected for TFT.	EBI masking functionality is not limited to the bank selected for TFT (by BANKSEL field in EBI_TFTCTRL). When masking is enabled, a mask match can be generated and suppress writes to any bank.	Disable masking when doing writes that should not be affected.
EBI_E102	<b>EBI access fails</b> Certain EBI accesses via the Cortex and Debug interface do not work.	Any access from the Cortex to the EBI not aligned to its size does not work. Also, only word accesses from the debug interface works.	Make sure all accesses via the Cortex are aligned to its size, and that all debug accesses are word accesses.
EBI_E103	<b>Page mode read in D16A16ALE mode</b> Page mode read in D16A16ALE mode skips RDSETUP stage for page mode accesses.	Page mode read in D16A16ALE mode skips RDSETUP stage for page mode accesses, making the read process go directly from ADDRSETUP to RDPA.	To compensate for the missing hold time related to the ALE address latch, the HALFALE field in EBI_ADDRTIMING can be enabled providing a 1/2 cycle hold time.
EMU_E105	<b>Debug unavailable during DMA processing from EM2</b> The debugger cannot access the system processing DMA request from EM2.	DMA requests from the LEUART can trigger a DMA operation from EM2. While waiting for the DMA to fetch data from the respective peripheral, the debugger cannot access the system. If such a DMA request is not handled by the DMA controller, the system will keep waiting for it while denying debug access.	Make sure DMA requests triggered from EM2 are handled.
ETM_E101	<b>ETM Trace Clock</b> ETM Trace Clock needs to be delayed.	ETM trace clock is out of phase making the data transition occur at the same time as the ETM trace clock transitions.	ETM trace clock needs to be delayed between 10 ns and 1/4 of the trace clock period.
GPIO_E101	<b>GPIO wakeup from EM4</b> On GPIO wakeup from EM4 all cause bits for high-polarity wakeup pins are set.	All EM4 wakeup cause bits for EM4 wakeup pins with high polarity are set on wakeup.	Use low polarity if possible. For active high, slow changing inputs, a solution is to sample the inputs on wakeup.

ID	Title/Problem	Effect	Fix/Workaround
LES_E101	<b>LESENSE and Schmitt trigger</b>  Schmitt trigger cannot be disabled on pins used for sensor excitation	When using LESENSE to excite a pin, the pin has to be configured in push-pull mode, which also enables the Schmitt trigger. If this pin has an input voltage somewhere in between 0.3*VDD and 0.7*VDD, the Schmitt trigger will consume a considerable amount of current.	Keep the input voltage to pins configured as push-pull outside the range 0.3*VDD to 0.7*VDD when LESENSE is not interacting with the connected sensor.
LES_E102	<b>LESENSE and DAC CH1 configuration</b>  LESENSE cannot control DAC CH1 if DACCH0CONV in LESENSE_PERCTRL is set to DISABLE.	LESENSE control of DAC CH1 cannot be enabled if DACCH0CONV in LESENSE_PERCTRL is set to DISABLE.	Configure DACCH0CONV in LESENSE_PERCTRL to anything but DISABLE, this enables DAC CH1 to be controlled properly. If DAC CH0 is not to be used, set DACCH0OUT in LESENSE_PERCTRL to DISABLE. This will disable LESENSE control of DAC CH0, but still allow LESENSE to control DAC CH1.
LES_E103	<b>AUXHFRCO and LESENSE</b>  LESENSE will not work properly at low AUXHFRCO frequencies.	LESENSE will not work properly when used with the AUXHFRCO running at the 1 or 7 MHz band.	Do not use a AUXHFRCO frequency band of 1 or 7 MHz when used in combination with LESENSE.
MSC_E101	<b>Prefetch unreliable</b>  Prefetch unreliable.	When prefetch is enabled, i.e. PREFETCH is set in MSC_READCTRL, wrong instruction data can be prefetched causing system failure.	Do not use prefetch.
OPA_E101	<b>Opamp 2 startup rampup</b>  When OPA2 is started the output rampup is constant independent of bias setting.	When OPA2 is started the output rampup is constant independent of bias setting.	No known workaround.
PRS_E101	<b>Edge detect on GPIO/ACMP</b>  Edge detect on peripherals with asynchronous edges might be missed.	When using edge detect in PRS on signals from ACMP, GPIO, RTC, LETIMER, LESENSE, VCMP and BURTC edges can be missed.	Do not use edge detect on ACMP, GPIO, RTC, LETIMER, LESENSE, VCMP and BURTC.
USART_E112	<b>USART AUTOTX continues to transmit even with full RX buffer</b>  USART AUTOTX continues to transmit even with full RX buffer.	When AUTOTX in USARTn_CTRL or AUTOTXEN in USARTn_TRIGCTRL is set, the USART will continue to transmit data even after the RX buffer is full. This may cause the RX buffer to overflow if the data is not read out in time.	No known workaround.
USB_E101	<b>USB DMA transfers with prescaled HFCLK</b>  USB DMA transfers to flash fail when prescaling HFCLK.	USB DMA transfers to flash may fail when prescaling HFCLK.	Do not prescale HFCLK when using USB-DMA transfers to read from flash.

ID	Title/Problem	Effect	Fix/Workaround
USB_E102	<b>USB datalines</b>  USB datalines rise and fall time are slightly outside specification.	USB datalines rise and fall time are slightly outside specification under worst case conditions. They may fail USB certification eye test depending on PCB layout.	No known workaround.
USB_E103	<b>HNP Sequence fails if A-Device connects after 3.4ms</b>  HNP Sequence fails if A-Device connects after 3.4ms.	The B-Device core waits for less amount of time (3.4ms) and signals HNP fail and reverts back to Peripheral. HNP sequence fails if A-Device connects after 3.4ms.	No known workaround.
USB_E104	<b>USB A-Device delays the HNP switch back process</b>  Disconnecting the D+ lines only occur after 200ms, making the HNP switch back delayed.	The A-Device core delays the HNP switch back process. As per the USB-OTG 2.0 specification, the B-Device on the other side of USB either should wait for disconnect from A-Device or should switch to Peripheral mode and wait for A-Device to issue reset. Hence, there is no significant impact on actual operation.	No known workaround.
USB_E105	<b>B-Device as Host driving K-J pairs during reset</b>  A-Device misinterprets the K-J pairs as Suspend, after switching to High Speed mode.	If B-Device as Host on the other side of USB drives K-J pairs for more than 200ms during USB reset, the A-Device core exits peripheral state causing HNP process to fail. There is no significant impact since normally the host drives USB reset for lesser time than 200ms.	No known workaround.
USB_E106	<b>USB interrupts</b>  USB interrupts have changed from being level triggered to edge triggered.	USB interrupts are now triggered by signal edge rather than signal level.	Make sure to handle edge triggered interrupt, rather than signal level interrupts.
USB_E107	<b>Entry to EM4 causes temporary leakage from VREGO</b>  Entry to EM4 causes temporary leakage from VREGO.	On transition from EM0 to EM4 a current leakage from VREGO of up to 1 mA lasting a few seconds can occur.	No known workaround.
USB_E108	<b>Floating DM/DP pins cause leakage when USB is disabled</b>  Floating DM/DP pins cause leakage when USB is disabled.	When the USB_DM or USB_DP pins are floating while the USB PHY is disabled, a current in the order of a couple hundred uA may leak from USB_VREGO to VSS. This will not be an issue if there is no voltage applied to USB_VREGO, either externally or through the USB regulator.	If there is no intention to use the USB module, e.g. the USB PHY is disabled, but there is still a voltage on USB_VREGO, make sure the USB_DM and USB_DP pins are defined. This can be done using GPIO or by defining them externally.
USB_E109	<b>Missing GINTSTS.SessReq Interrupt with USB_PCGCCTL.STOPPCLK = 1</b>	When USB_PCGCCTL.STOPPCLK is set and the device is acting as a B-peripheral, a Host-initiated Suspend, followed by a Host Disconnect and Host Connect will not result in a SessReq interrupt.	If this is an expected use-case, USB_PCGCCTL.STOPPCLK should not be set. USB_PCGCCTL.GATEHCLK can still be used to save power.

ID	Title/Problem	Effect	Fix/Workaround
	A Host-initiated Suspend, followed by a Host Disconnect and Host Connect will not result in a SessReq interrupt.		
USB_E110	<p><b>Unexpected HCINTn.ChHltd interrupt</b></p> <p>In some cases the HCINTn.ChHltd interrupt might be wrongly set.</p>	<p>In some cases an unexpected HCINTn.ChHltd interrupt might be received from another endpoint from which it has not set the HCCHARn.CHDis, HCINTn.XactErr, HCINTn.BblErr, HCINTn.DataTglErr or HCINTn.XferComplete interrupt.</p>	<p>If such an interrupt is received, the application must re-enable the channel for which it received the unexpected HCINTn.ChHltd interrupt.</p>

## 2 Revision History

### 2.1 Revision 0.70

March 26th, 2014

Corrected typos in document.

### 2.2 Revision 0.60

August 21st, 2013

Added ADC\_E117.

Added AES\_E102.

Updated disclaimer, trademark and contact information.

### 2.3 Revision 0.50

July 30th, 2013

Added AES\_E101.

Added BURTC\_E102.

Added CMU\_E114.

Added DMA\_E101.

Updated errata naming convention.

### 2.4 Revision 0.40

June 5th, 2012

Added ADC1.

Added DI1.

## **2.5 Revision 0.30**

April 24th, 2012

Added BU6.

Added CMU4.

Added CMU5.

Added LES3.

Updated CMU3.

## **2.6 Revision 0.20**

January 20th, 2012

Updated CUR5.

## **2.7 Revision 0.10**

January 9th, 2012

Initial preliminary release.

## A Disclaimer and Trademarks

### A.1 Disclaimer

*Silicon Laboratories intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Laboratories products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Laboratories reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Laboratories shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products must not be used within any Life Support System without the specific written consent of Silicon Laboratories. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Laboratories products are generally not intended for military applications. Silicon Laboratories products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.*

### A.2 Trademark Information

Silicon Laboratories Inc., Silicon Laboratories, Silicon Labs, SiLabs and the Silicon Labs logo, CMEMS<sup>®</sup>, EFM, EFM32, EFR, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember<sup>®</sup>, EZLink<sup>®</sup>, EZMac<sup>®</sup>, EZRadio<sup>®</sup>, EZRadioPRO<sup>®</sup>, DSPLL<sup>®</sup>, ISOmodem<sup>®</sup>, Precision32<sup>®</sup>, ProSLIC<sup>®</sup>, SiPHY<sup>®</sup>, USBXpress<sup>®</sup> and others are trademarks or registered trademarks of Silicon Laboratories Inc. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.

## B Contact Information

**Silicon Laboratories Inc.**

400 West Cesar Chavez

Austin, TX 78701

Please visit the Silicon Labs Technical Support web page:

<http://www.silabs.com/support/pages/contacttechnicalsupport.aspx>

and register to submit a technical support request.

# Table of Contents

- 1. Errata History ..... 2
  - 1.1. Errata Overview ..... 2
  - 1.2. EFM32GG395 Errata Descriptions ..... 4
- 2. Revision History ..... 11
  - 2.1. Revision 0.70 ..... 11
  - 2.2. Revision 0.60 ..... 11
  - 2.3. Revision 0.50 ..... 11
  - 2.4. Revision 0.40 ..... 11
  - 2.5. Revision 0.30 ..... 12
  - 2.6. Revision 0.20 ..... 12
  - 2.7. Revision 0.10 ..... 12
- A. Disclaimer and Trademarks ..... 13
  - A.1. Disclaimer ..... 13
  - A.2. Trademark Information ..... 13
- B. Contact Information ..... 14
  - B.1. .... 14

## List of Tables

1.1. Errata Overview .....	2
1.2. EFM32GG395 Errata Descriptions .....	4

# silabos.com

