release/EM_CMSIS_P1_4.0.0/Device/SiliconLabs/EFM32TG/Include/efm32tg_devinfo.h

Go to the documentation of this file.
00001 /**************************************************************************/
00032 /**************************************************************************/
00036 typedef struct
00037 {
00038   __I uint32_t CAL;          
00039   __I uint32_t ADC0CAL0;     
00040   __I uint32_t ADC0CAL1;     
00041   __I uint32_t ADC0CAL2;     
00042   uint32_t     RESERVED0[2]; 
00043   __I uint32_t DAC0CAL0;     
00044   __I uint32_t DAC0CAL1;     
00045   __I uint32_t DAC0CAL2;     
00046   __I uint32_t AUXHFRCOCAL0; 
00047   __I uint32_t AUXHFRCOCAL1; 
00048   __I uint32_t HFRCOCAL0;    
00049   __I uint32_t HFRCOCAL1;    
00050   __I uint32_t MEMINFO;      
00051   uint32_t     RESERVED2[2]; 
00052   __I uint32_t UNIQUEL;      
00053   __I uint32_t UNIQUEH;      
00054   __I uint32_t MSIZE;        
00055   __I uint32_t PART;         
00056 } DEVINFO_TypeDef;           
00058 /**************************************************************************/
00062 /* Bit fields for EFM32TG_DEVINFO */
00063 #define _DEVINFO_CAL_CRC_MASK                      0x0000FFFFUL 
00064 #define _DEVINFO_CAL_CRC_SHIFT                     0            
00065 #define _DEVINFO_CAL_TEMP_MASK                     0x00FF0000UL 
00066 #define _DEVINFO_CAL_TEMP_SHIFT                    16           
00067 #define _DEVINFO_ADC0CAL0_1V25_GAIN_MASK           0x00007F00UL 
00068 #define _DEVINFO_ADC0CAL0_1V25_GAIN_SHIFT          8            
00069 #define _DEVINFO_ADC0CAL0_1V25_OFFSET_MASK         0x0000007FUL 
00070 #define _DEVINFO_ADC0CAL0_1V25_OFFSET_SHIFT        0            
00071 #define _DEVINFO_ADC0CAL0_2V5_GAIN_MASK            0x7F000000UL 
00072 #define _DEVINFO_ADC0CAL0_2V5_GAIN_SHIFT           24           
00073 #define _DEVINFO_ADC0CAL0_2V5_OFFSET_MASK          0x007F0000UL 
00074 #define _DEVINFO_ADC0CAL0_2V5_OFFSET_SHIFT         16           
00075 #define _DEVINFO_ADC0CAL1_VDD_GAIN_MASK            0x00007F00UL 
00076 #define _DEVINFO_ADC0CAL1_VDD_GAIN_SHIFT           8            
00077 #define _DEVINFO_ADC0CAL1_VDD_OFFSET_MASK          0x0000007FUL 
00078 #define _DEVINFO_ADC0CAL1_VDD_OFFSET_SHIFT         0            
00079 #define _DEVINFO_ADC0CAL1_5VDIFF_GAIN_MASK         0x7F000000UL 
00080 #define _DEVINFO_ADC0CAL1_5VDIFF_GAIN_SHIFT        24           
00081 #define _DEVINFO_ADC0CAL1_5VDIFF_OFFSET_MASK       0x007F0000UL 
00082 #define _DEVINFO_ADC0CAL1_5VDIFF_OFFSET_SHIFT      16           
00083 #define _DEVINFO_ADC0CAL2_2XVDDVSS_OFFSET_MASK     0x0000007FUL 
00084 #define _DEVINFO_ADC0CAL2_2XVDDVSS_OFFSET_SHIFT    0            
00085 #define _DEVINFO_ADC0CAL2_TEMP1V25_MASK            0xFFF00000UL 
00086 #define _DEVINFO_ADC0CAL2_TEMP1V25_SHIFT           20           
00087 #define _DEVINFO_DAC0CAL0_1V25_GAIN_MASK           0x007F0000UL 
00088 #define _DEVINFO_DAC0CAL0_1V25_GAIN_SHIFT          16           
00089 #define _DEVINFO_DAC0CAL0_1V25_CH1_OFFSET_MASK     0x00003F00UL 
00090 #define _DEVINFO_DAC0CAL0_1V25_CH1_OFFSET_SHIFT    8            
00091 #define _DEVINFO_DAC0CAL0_1V25_CH0_OFFSET_MASK     0x0000003FUL 
00092 #define _DEVINFO_DAC0CAL0_1V25_CH0_OFFSET_SHIFT    0            
00093 #define _DEVINFO_DAC0CAL1_2V5_GAIN_MASK            0x007F0000UL 
00094 #define _DEVINFO_DAC0CAL1_2V5_GAIN_SHIFT           16           
00095 #define _DEVINFO_DAC0CAL1_2V5_CH1_OFFSET_MASK      0x00003F00UL 
00096 #define _DEVINFO_DAC0CAL1_2V5_CH1_OFFSET_SHIFT     8            
00097 #define _DEVINFO_DAC0CAL1_2V5_CH0_OFFSET_MASK      0x0000003FUL 
00098 #define _DEVINFO_DAC0CAL1_2V5_CH0_OFFSET_SHIFT     0            
00099 #define _DEVINFO_DAC0CAL2_VDD_GAIN_MASK            0x007F0000UL 
00100 #define _DEVINFO_DAC0CAL2_VDD_GAIN_SHIFT           16           
00101 #define _DEVINFO_DAC0CAL2_VDD_CH1_OFFSET_MASK      0x00003F00UL 
00102 #define _DEVINFO_DAC0CAL2_VDD_CH1_OFFSET_SHIFT     8            
00103 #define _DEVINFO_DAC0CAL2_VDD_CH0_OFFSET_MASK      0x0000003FUL 
00104 #define _DEVINFO_DAC0CAL2_VDD_CH0_OFFSET_SHIFT     0            
00105 #define _DEVINFO_AUXHFRCOCAL0_BAND1_MASK           0x000000FFUL 
00106 #define _DEVINFO_AUXHFRCOCAL0_BAND1_SHIFT          0            
00107 #define _DEVINFO_AUXHFRCOCAL0_BAND7_MASK           0x0000FF00UL 
00108 #define _DEVINFO_AUXHFRCOCAL0_BAND7_SHIFT          8            
00109 #define _DEVINFO_AUXHFRCOCAL0_BAND11_MASK          0x00FF0000UL 
00110 #define _DEVINFO_AUXHFRCOCAL0_BAND11_SHIFT         16           
00111 #define _DEVINFO_AUXHFRCOCAL0_BAND14_MASK          0xFF000000UL 
00112 #define _DEVINFO_AUXHFRCOCAL0_BAND14_SHIFT         24           
00113 #define _DEVINFO_AUXHFRCOCAL1_BAND21_MASK          0x000000FFUL 
00114 #define _DEVINFO_AUXHFRCOCAL1_BAND21_SHIFT         0            
00115 #define _DEVINFO_AUXHFRCOCAL1_BAND28_MASK          0x0000FF00UL 
00116 #define _DEVINFO_AUXHFRCOCAL1_BAND28_SHIFT         8            
00117 #define _DEVINFO_HFRCOCAL0_BAND1_MASK              0x000000FFUL 
00118 #define _DEVINFO_HFRCOCAL0_BAND1_SHIFT             0            
00119 #define _DEVINFO_HFRCOCAL0_BAND7_MASK              0x0000FF00UL 
00120 #define _DEVINFO_HFRCOCAL0_BAND7_SHIFT             8            
00121 #define _DEVINFO_HFRCOCAL0_BAND11_MASK             0x00FF0000UL 
00122 #define _DEVINFO_HFRCOCAL0_BAND11_SHIFT            16           
00123 #define _DEVINFO_HFRCOCAL0_BAND14_MASK             0xFF000000UL 
00124 #define _DEVINFO_HFRCOCAL0_BAND14_SHIFT            24           
00125 #define _DEVINFO_HFRCOCAL1_BAND21_MASK             0x000000FFUL 
00126 #define _DEVINFO_HFRCOCAL1_BAND21_SHIFT            0            
00127 #define _DEVINFO_HFRCOCAL1_BAND28_MASK             0x0000FF00UL 
00128 #define _DEVINFO_HFRCOCAL1_BAND28_SHIFT            8            
00129 #define _DEVINFO_MEMINFO_FLASH_PAGE_SIZE_MASK      0xFF000000UL 
00130 #define _DEVINFO_MEMINFO_FLASH_PAGE_SIZE_SHIFT     24           
00131 #define _DEVINFO_UNIQUEL_MASK                      0xFFFFFFFFUL 
00132 #define _DEVINFO_UNIQUEL_SHIFT                     0            
00133 #define _DEVINFO_UNIQUEH_MASK                      0xFFFFFFFFUL 
00134 #define _DEVINFO_UNIQUEH_SHIFT                     0            
00135 #define _DEVINFO_MSIZE_SRAM_MASK                   0xFFFF0000UL 
00136 #define _DEVINFO_MSIZE_SRAM_SHIFT                  16           
00137 #define _DEVINFO_MSIZE_FLASH_MASK                  0x0000FFFFUL 
00138 #define _DEVINFO_MSIZE_FLASH_SHIFT                 0            
00139 #define _DEVINFO_PART_PROD_REV_MASK                0xFF000000UL 
00140 #define _DEVINFO_PART_PROD_REV_SHIFT               24           
00141 #define _DEVINFO_PART_DEVICE_FAMILY_MASK           0x00FF0000UL 
00142 #define _DEVINFO_PART_DEVICE_FAMILY_SHIFT          16           
00143 /* Legacy family #defines */
00144 #define _DEVINFO_PART_DEVICE_FAMILY_G              71           
00145 #define _DEVINFO_PART_DEVICE_FAMILY_GG             72           
00146 #define _DEVINFO_PART_DEVICE_FAMILY_TG             73           
00147 #define _DEVINFO_PART_DEVICE_FAMILY_LG             74           
00148 #define _DEVINFO_PART_DEVICE_FAMILY_WG             75           
00149 #define _DEVINFO_PART_DEVICE_FAMILY_ZG             76           
00150 #define _DEVINFO_PART_DEVICE_FAMILY_HG             77           
00151 /* New style family #defines */
00152 #define _DEVINFO_PART_DEVICE_FAMILY_EFM32G         71           
00153 #define _DEVINFO_PART_DEVICE_FAMILY_EFM32GG        72           
00154 #define _DEVINFO_PART_DEVICE_FAMILY_EFM32TG        73           
00155 #define _DEVINFO_PART_DEVICE_FAMILY_EFM32LG        74           
00156 #define _DEVINFO_PART_DEVICE_FAMILY_EFM32WG        75           
00157 #define _DEVINFO_PART_DEVICE_FAMILY_EFM32ZG        76           
00158 #define _DEVINFO_PART_DEVICE_FAMILY_EFM32HG        77           
00159 #define _DEVINFO_PART_DEVICE_FAMILY_EZR32WG        120          
00160 #define _DEVINFO_PART_DEVICE_FAMILY_EZR32LG        121          
00161 #define _DEVINFO_PART_DEVICE_FAMILY_EZR32HG        122          
00162 #define _DEVINFO_PART_DEVICE_NUMBER_MASK           0x0000FFFFUL 
00163 #define _DEVINFO_PART_DEVICE_NUMBER_SHIFT          0