![]() |
Kinetis SDK v.1.2 API Reference Manual
Rev. 0
Freescale Semiconductor, Inc.
|
The section describes the enumerations, macros and data structures for KV30F12810 SIM HAL driver.
Files | |
file | fsl_sim_hal_MKV30F12810.h |
Macros | |
#define | FSL_SIM_SCGC_BIT(SCGCx, n) (((SCGCx-1U)<<5U) + n) |
SIM SCGC bit index. More... | |
Enumerations | |
enum | clock_wdog_src_kv30f12810_t { kClockWdogSrcLpoClk, kClockWdogSrcAltClk } |
WDOG clock source select. More... | |
enum | clock_trace_src_kv30f12810_t { kClockTraceSrcMcgoutClk, kClockTraceSrcCoreClk } |
Debug trace clock source select. More... | |
enum | clock_port_filter_src_kv30f12810_t { kClockPortFilterSrcBusClk, kClockPortFilterSrcLpoClk } |
PORTx digital input filter clock source select. More... | |
enum | clock_lptmr_src_kv30f12810_t { kClockLptmrSrcMcgIrClk, kClockLptmrSrcLpoClk, kClockLptmrSrcEr32kClk, kClockLptmrSrcOsc0erClkUndiv } |
LPTMR clock source select. More... | |
enum | clock_pllfll_sel_kv30f12810_t { kClockPllFllSelFll = 0U, kClockPllFllSelIrc48M = 3U } |
SIM PLLFLLSEL clock source select. More... | |
enum | clock_er32k_src_kv30f12810_t { kClockEr32kSrcOsc0 = 0U, kClockEr32kSrcLpo = 3U } |
SIM external reference clock source select (OSC32KSEL). More... | |
enum | clock_clkout_src_kv30f12810_t { kClockClkoutSelFlashClk = 2U, kClockClkoutSelLpoClk = 3U, kClockClkoutSelMcgIrClk = 4U, kClockClkoutSelOsc0erClk = 6U, kClockClkoutSelIrc48M = 7U } |
SIM CLKOUT_SEL clock source select. More... | |
enum | clock_osc32kout_sel_kv30f12810_t { kClockOsc32koutNone = 0U, kClockOsc32koutPte0 = 1U, kClockOsc32koutPte26 = 2U } |
SIM OSC32KOUT selection. More... | |
enum | sim_adc_pretrg_sel_kv30f12810_t { kSimAdcPretrgselA, kSimAdcPretrgselB } |
SIM ADCx pre-trigger select. More... | |
enum | sim_adc_trg_sel_kv30f12810_t { kSimAdcTrgselExt = 0U, kSimAdcTrgSelHighSpeedComp0 = 1U, kSimAdcTrgSelHighSpeedComp1 = 2U, kSimAdcTrgSelPit0 = 4U, kSimAdcTrgSelPit1 = 5U, kSimAdcTrgSelPit2 = 6U, kSimAdcTrgSelPit3 = 7U, kSimAdcTrgSelFtm0 = 8U, kSimAdcTrgSelFtm1 = 9U, kSimAdcTrgSelFtm2 = 10U, kSimAdcTrgSelLptimer = 14U } |
SIM ADCx trigger select. More... | |
enum | sim_uart_rxsrc_kv30f12810_t { kSimUartRxsrcPin, kSimUartRxsrcCmp0, kSimUartRxsrcCmp1 } |
SIM UART receive data source select. More... | |
enum | sim_uart_txsrc_kv30f12810_t { kSimUartTxsrcPin, kSimUartTxsrcFtm1, kSimUartTxsrcFtm2 } |
SIM UART transmit data source select. More... | |
enum | sim_ftm_trg_src_kv30f12810_t { kSimFtmTrgSrc0, kSimFtmTrgSrc1 } |
SIM FlexTimer x trigger y select. More... | |
enum | sim_ftm_clk_sel_kv30f12810_t { kSimFtmClkSel0, kSimFtmClkSel1 } |
SIM FlexTimer external clock select. More... | |
enum | sim_ftm_ch_src_kv30f12810_t { kSimFtmChSrc0, kSimFtmChSrc1, kSimFtmChSrc2, kSimFtmChSrc3 } |
SIM FlexTimer x channel y input capture source select. More... | |
enum | sim_ftm_ch_out_src_kv30f12810_t { kSimFtmChOutSrc0, kSimFtmChOutSrc1 } |
SIM FlexTimer x channel y output source select. More... | |
enum | sim_ftm_flt_sel_kv30f12810_t { kSimFtmFltSel0, kSimFtmFltSel1 } |
SIM FlexTimer x Fault y select. More... | |
enum | sim_clock_gate_name_kv30f12810_t { kSimClockGateEwm0 = FSL_SIM_SCGC_BIT(4U, 1U), kSimClockGateI2c0 = FSL_SIM_SCGC_BIT(4U, 6U), kSimClockGateUart0 = FSL_SIM_SCGC_BIT(4U, 10U), kSimClockGateUart1 = FSL_SIM_SCGC_BIT(4U, 11U), kSimClockGateCmp = FSL_SIM_SCGC_BIT(4U, 19U), kSimClockGateVref0 = FSL_SIM_SCGC_BIT(4U, 20U), kSimClockGateLptmr0 = FSL_SIM_SCGC_BIT(5U, 0U), kSimClockGatePortA = FSL_SIM_SCGC_BIT(5U, 9U), kSimClockGatePortB = FSL_SIM_SCGC_BIT(5U, 10U), kSimClockGatePortC = FSL_SIM_SCGC_BIT(5U, 11U), kSimClockGatePortD = FSL_SIM_SCGC_BIT(5U, 12U), kSimClockGatePortE = FSL_SIM_SCGC_BIT(5U, 13U), kSimClockGateFtf0 = FSL_SIM_SCGC_BIT(6U, 0U), kSimClockGateDmamux0 = FSL_SIM_SCGC_BIT(6U, 1U), kSimClockGateAdc1 = FSL_SIM_SCGC_BIT(6U, 7U), kSimClockGateSpi0 = FSL_SIM_SCGC_BIT(6U, 12U), kSimClockGateCrc0 = FSL_SIM_SCGC_BIT(6U, 18U), kSimClockGatePdb0 = FSL_SIM_SCGC_BIT(6U, 22U), kSimClockGatePit0 = FSL_SIM_SCGC_BIT(6U, 23U), kSimClockGateFtm0 = FSL_SIM_SCGC_BIT(6U, 24U), kSimClockGateFtm1 = FSL_SIM_SCGC_BIT(6U, 25U), kSimClockGateFtm2 = FSL_SIM_SCGC_BIT(6U, 26U), kSimClockGateAdc0 = FSL_SIM_SCGC_BIT(6U, 27U), kSimClockGateDac0 = FSL_SIM_SCGC_BIT(6U, 31U), kSimClockGateDma0 = FSL_SIM_SCGC_BIT(7U, 1U) } |
Clock gate name used for SIM_HAL_EnableClock/SIM_HAL_DisableClock. More... | |
#define FSL_SIM_SCGC_BIT | ( | SCGCx, | |
n | |||
) | (((SCGCx-1U)<<5U) + n) |