

S32 SDK Documentation  
S32K14x EAR 0.8.4

Generated by Doxygen 1.8.10

Wed Jun 28 2017 18:19:39

## Contents

<b>1</b>	<b>S32 SDK</b>	<b>1</b>
<b>2</b>	<b>Components</b>	<b>3</b>
<b>3</b>	<b>Supported Platforms</b>	<b>5</b>
<b>4</b>	<b>Installation</b>	<b>5</b>
<b>5</b>	<b>Build Tools</b>	<b>6</b>
<b>6</b>	<b>IDE Support</b>	<b>7</b>
<b>7</b>	<b>Configuration</b>	<b>7</b>
<b>8</b>	<b>Acronyms and Abbreviations</b>	<b>7</b>
<b>9</b>	<b>MISRA Compliance</b>	<b>8</b>
<b>10</b>	<b>Error detection and reporting</b>	<b>8</b>
<b>11</b>	<b>Examples and Demos</b>	<b>9</b>
11.1	Introduction . . . . .	9
11.2	Usage . . . . .	9
11.2.1	How to build . . . . .	9
11.2.2	How to debug . . . . .	10
11.2.3	Using terminal emulator . . . . .	11
11.3	S32K142 Examples . . . . .	12
11.3.1	Demo Applications . . . . .	13
11.4	S32K144 Examples . . . . .	16
11.4.1	Demo Applications . . . . .	16
11.4.2	Driver Examples . . . . .	33
11.4.3	ADC Hardware Trigger . . . . .	34
11.4.4	ADC Software Trigger . . . . .	36
11.4.5	CMP DAC . . . . .	37
11.4.6	FLEXIO I2C . . . . .	39
11.4.7	FLEXIO I2S . . . . .	41
11.4.8	FLEXIO SPI . . . . .	43
11.4.9	FLEXIO UART . . . . .	44
11.4.10	LPI2C MASTER . . . . .	46
11.4.11	LPI2C SLAVE . . . . .	48
11.4.12	LPSPI Transfer . . . . .	49
11.4.13	LPUART Echo . . . . .	51

11.4.14 SBC UJA1169	52
11.4.15 CRC Checksum	54
11.4.16 CSEc key configuration	56
11.4.17 eDMA Transfer	58
11.4.18 EWM Interrupt	59
11.4.19 FLASH Partitioning	61
11.4.20 MPU Memory Protection	62
11.4.21 Power Mode Switch	64
11.4.22 WDOG Interrupt	66
11.4.23 FTM Combined PWM	68
11.4.24 FTM Periodic Interrupt	70
11.4.25 FTM PWM	72
11.4.26 FTM Signal Measurement	73
11.4.27 LPIT Periodic Interrupt	75
11.4.28 LPTMR Periodic Interrupt	76
11.4.29 LPTMR Pulse Counter	78
11.4.30 PDB Periodic Interrupt	79
11.4.31 RTC Alarm	81
11.5 S32K148 Examples	82
11.5.1 Demo Applications	83
11.5.2 Driver Examples	101
11.5.3 ADC Hardware Trigger	102
11.5.4 ADC Software Trigger	104
11.5.5 CMP DAC	105
11.5.6 ENET Loopback	107
11.5.7 FLEXIO I2C	109
11.5.8 FLEXIO I2S	110
11.5.9 FLEXIO SPI	112
11.5.10 FLEXIO UART	114
11.5.11 LPI2C MASTER	115
11.5.12 LPI2C SLAVE	117
11.5.13 LPSPI Transfer	118
11.5.14 LPUART Echo	121
11.5.15 SBC UJA1169	123
11.5.16 SAI	125
11.5.17 CRC Checksum	128
11.5.18 CSEc key configuration	129
11.5.19 eDMA Transfer	131
11.5.20 EWM Interrupt	134
11.5.21 FLASH Partitioning	135

11.5.22 MPU Memory Protection . . . . .	136
11.5.23 Power Mode Switch . . . . .	138
11.5.24 WDOG Interrupt . . . . .	140
11.5.25 FTM Combined PWM . . . . .	142
11.5.26 FTM Periodic Interrupt . . . . .	144
11.5.27 FTM PWM . . . . .	146
11.5.28 FTM Signal Measurement . . . . .	147
11.5.29 LPIT Periodic Interrupt . . . . .	149
11.5.30 LPTMR Periodic Interrupt . . . . .	150
11.5.31 LPTMR Pulse Counter . . . . .	152
11.5.32 PDB Periodic Interrupt . . . . .	153
11.5.33 RTC Alarm . . . . .	155
<b>12 Module Index</b>	<b>156</b>
12.1 Modules . . . . .	156
<b>13 Data Structure Index</b>	<b>160</b>
13.1 Data Structures . . . . .	160
<b>14 Module Documentation</b>	<b>161</b>
14.1 ADC Driver . . . . .	161
14.1.1 Detailed Description . . . . .	161
14.1.2 Data Structure Documentation . . . . .	166
14.1.3 Enumeration Type Documentation . . . . .	169
14.1.4 Function Documentation . . . . .	172
14.2 Analog to Digital Converter (ADC) . . . . .	179
14.2.1 Detailed Description . . . . .	179
14.3 Backward Compatibility Symbols for S32K144 . . . . .	180
14.4 CRC Driver . . . . .	181
14.4.1 Detailed Description . . . . .	181
14.4.2 Data Structure Documentation . . . . .	181
14.4.3 Macro Definition Documentation . . . . .	182
14.4.4 Enumeration Type Documentation . . . . .	182
14.4.5 Function Documentation . . . . .	182
14.5 CRC Driver . . . . .	186
14.6 CSEc Driver . . . . .	188
14.6.1 Detailed Description . . . . .	188
14.6.2 Data Structure Documentation . . . . .	192
14.6.3 Macro Definition Documentation . . . . .	195
14.6.4 Typedef Documentation . . . . .	195
14.6.5 Enumeration Type Documentation . . . . .	196

14.6.6	Function Documentation	198
14.7	Clock Manager	209
14.7.1	Detailed Description	209
14.7.2	Data Structure Documentation	210
14.7.3	Typedef Documentation	212
14.7.4	Enumeration Type Documentation	212
14.7.5	Function Documentation	213
14.8	Clock Manager Driver	216
14.9	Clock_manager_s32k1xx	217
14.9.1	Detailed Description	217
14.9.2	Data Structure Documentation	218
14.9.3	Macro Definition Documentation	223
14.9.4	Enumeration Type Documentation	223
14.9.5	Variable Documentation	225
14.10	Common Core API	226
14.10.1	Detailed Description	226
14.10.2	Macro Definition Documentation	226
14.11	Common Transport Layer API	228
14.11.1	Detailed Description	228
14.11.2	Macro Definition Documentation	228
14.11.3	Function Documentation	231
14.12	Comparator (CMP)	232
14.12.1	Detailed Description	232
14.13	Comparator Driver	235
14.13.1	Detailed Description	235
14.13.2	Data Structure Documentation	237
14.13.3	Macro Definition Documentation	241
14.13.4	Typedef Documentation	241
14.13.5	Enumeration Type Documentation	242
14.13.6	Function Documentation	244
14.14	Controller Area Network with Flexible Data Rate (FlexCAN)	250
14.14.1	Detailed Description	250
14.15	Cooked API	252
14.15.1	Detailed Description	252
14.15.2	Function Documentation	252
14.16	Cryptographic Services Engine (CSEc)	254
14.16.1	Detailed Description	254
14.17	Cyclic Redundancy Check (CRC)	255
14.17.1	Detailed Description	255
14.18	Diagnostic services	256

14.18.1 Detailed Description . . . . .	256
14.18.2 Function Documentation . . . . .	257
14.19 Direct Memory Access (DMA) . . . . .	260
14.19.1 Detailed Description . . . . .	260
14.20 Driver and cluster management . . . . .	261
14.20.1 Detailed Description . . . . .	261
14.20.2 Function Documentation . . . . .	261
14.21 EDMA Driver . . . . .	262
14.21.1 Detailed Description . . . . .	262
14.21.2 Data Structure Documentation . . . . .	267
14.21.3 Macro Definition Documentation . . . . .	272
14.21.4 Typedef Documentation . . . . .	273
14.21.5 Enumeration Type Documentation . . . . .	273
14.21.6 Function Documentation . . . . .	276
14.22 EIM Driver . . . . .	285
14.22.1 Detailed Description . . . . .	285
14.22.2 Data Structure Documentation . . . . .	286
14.22.3 Macro Definition Documentation . . . . .	287
14.22.4 Function Documentation . . . . .	287
14.23 ENET Driver . . . . .	289
14.23.1 Detailed Description . . . . .	289
14.23.2 Data Structure Documentation . . . . .	294
14.23.3 Macro Definition Documentation . . . . .	297
14.23.4 Typedef Documentation . . . . .	297
14.23.5 Enumeration Type Documentation . . . . .	298
14.23.6 Function Documentation . . . . .	301
14.24 ERM Driver . . . . .	307
14.24.1 Detailed Description . . . . .	307
14.24.2 Data Structure Documentation . . . . .	307
14.24.3 Enumeration Type Documentation . . . . .	308
14.24.4 Function Documentation . . . . .	308
14.25 EWM Driver . . . . .	311
14.25.1 Detailed Description . . . . .	311
14.25.2 Data Structure Documentation . . . . .	312
14.25.3 Enumeration Type Documentation . . . . .	313
14.25.4 Function Documentation . . . . .	313
14.26 Error Injection Module (EIM) . . . . .	315
14.26.1 Detailed Description . . . . .	315
14.27 Error Reporting Module (ERM) . . . . .	316
14.27.1 Detailed Description . . . . .	316

14.27.2 ERM Driver Initialization . . . . .	316
14.27.3 ERM Driver Operation . . . . .	316
14.28 Ethernet MAC (ENET) . . . . .	318
14.28.1 Detailed Description . . . . .	318
14.29 External Watchdog Monitor (EWM) . . . . .	321
14.29.1 Detailed Description . . . . .	321
14.30 FTM Common Driver . . . . .	322
14.30.1 Detailed Description . . . . .	322
14.30.2 Data Structure Documentation . . . . .	326
14.30.3 Typedef Documentation . . . . .	329
14.30.4 Enumeration Type Documentation . . . . .	329
14.30.5 Function Documentation . . . . .	330
14.30.6 Variable Documentation . . . . .	357
14.31 FTM Input Capture Driver . . . . .	359
14.31.1 Detailed Description . . . . .	359
14.31.2 Data Structure Documentation . . . . .	359
14.31.3 Enumeration Type Documentation . . . . .	361
14.31.4 Function Documentation . . . . .	362
14.32 FTM Module Counter Driver . . . . .	364
14.32.1 Detailed Description . . . . .	364
14.32.2 Data Structure Documentation . . . . .	364
14.32.3 Function Documentation . . . . .	365
14.33 FTM Output Compare Driver . . . . .	367
14.33.1 Detailed Description . . . . .	367
14.33.2 Data Structure Documentation . . . . .	367
14.33.3 Enumeration Type Documentation . . . . .	368
14.33.4 Function Documentation . . . . .	369
14.34 FTM Pulse Width Modulation Driver . . . . .	371
14.34.1 Detailed Description . . . . .	371
14.34.2 Data Structure Documentation . . . . .	372
14.34.3 Macro Definition Documentation . . . . .	376
14.34.4 Enumeration Type Documentation . . . . .	376
14.34.5 Function Documentation . . . . .	376
14.35 FTM Quadrature Decoder Driver . . . . .	379
14.35.1 Detailed Description . . . . .	379
14.35.2 Data Structure Documentation . . . . .	379
14.35.3 Function Documentation . . . . .	381
14.36 Flash Memory (Flash) . . . . .	383
14.36.1 Detailed Description . . . . .	383
14.37 Flash Memory (Flash) . . . . .	386

14.37.1 Detailed Description . . . . .	386
14.37.2 Data Structure Documentation . . . . .	389
14.37.3 Macro Definition Documentation . . . . .	390
14.37.4 Typedef Documentation . . . . .	393
14.37.5 Enumeration Type Documentation . . . . .	393
14.37.6 Function Documentation . . . . .	394
14.37.7 Variable Documentation . . . . .	400
14.38Flash_mx25I6433f_drv . . . . .	403
14.38.1 Detailed Description . . . . .	403
14.38.2 Data Structure Documentation . . . . .	404
14.38.3 Enumeration Type Documentation . . . . .	405
14.38.4 Function Documentation . . . . .	406
14.39FlexCAN Driver . . . . .	413
14.39.1 Detailed Description . . . . .	413
14.39.2 Data Structure Documentation . . . . .	418
14.39.3 Typedef Documentation . . . . .	423
14.39.4 Enumeration Type Documentation . . . . .	424
14.39.5 Function Documentation . . . . .	426
14.40FlexIO Common Driver . . . . .	435
14.40.1 Detailed Description . . . . .	435
14.40.2 Typedef Documentation . . . . .	435
14.40.3 Enumeration Type Documentation . . . . .	436
14.40.4 Function Documentation . . . . .	436
14.41FlexIO I2C Driver . . . . .	438
14.41.1 Detailed Description . . . . .	438
14.41.2 Data Structure Documentation . . . . .	440
14.41.3 Macro Definition Documentation . . . . .	442
14.41.4 Function Documentation . . . . .	442
14.42FlexIO I2S Driver . . . . .	446
14.42.1 Detailed Description . . . . .	446
14.42.2 Data Structure Documentation . . . . .	449
14.42.3 Typedef Documentation . . . . .	452
14.42.4 Function Documentation . . . . .	452
14.43FlexIO SPI Driver . . . . .	461
14.43.1 Detailed Description . . . . .	461
14.43.2 Data Structure Documentation . . . . .	464
14.43.3 Typedef Documentation . . . . .	467
14.43.4 Enumeration Type Documentation . . . . .	467
14.43.5 Function Documentation . . . . .	468
14.44FlexIO UART Driver . . . . .	474

14.44.1 Detailed Description . . . . .	474
14.44.2 Data Structure Documentation . . . . .	476
14.44.3 Enumeration Type Documentation . . . . .	477
14.44.4 Function Documentation . . . . .	477
14.45 FlexTimer (FTM) . . . . .	482
14.45.1 Detailed Description . . . . .	482
14.46 Flexible I/O (FlexIO) . . . . .	489
14.46.1 Detailed Description . . . . .	489
14.47 FreeRTOS . . . . .	490
14.48 Initialization . . . . .	491
14.48.1 Detailed Description . . . . .	491
14.48.2 Function Documentation . . . . .	491
14.49 Interface management . . . . .	492
14.49.1 Detailed Description . . . . .	492
14.49.2 Function Documentation . . . . .	492
14.50 Interrupt Manager (Interrupt) . . . . .	494
14.50.1 Detailed Description . . . . .	494
14.50.2 Typedef Documentation . . . . .	495
14.50.3 Function Documentation . . . . .	495
14.51 Interrupt vector numbers for S32K144 . . . . .	497
14.52 J2602 Specific API . . . . .	498
14.53 J2602 Transport Layer specific API . . . . .	499
14.53.1 Detailed Description . . . . .	499
14.54 LIN 2.1 Specific API . . . . .	500
14.54.1 Detailed Description . . . . .	500
14.54.2 Function Documentation . . . . .	500
14.55 LIN Core API . . . . .	502
14.55.1 Detailed Description . . . . .	502
14.56 LIN Driver . . . . .	503
14.56.1 Detailed Description . . . . .	503
14.56.2 LIN Driver Overview . . . . .	503
14.56.3 LIN Driver Device structures . . . . .	503
14.56.4 LIN Driver Initialization . . . . .	503
14.56.5 LIN Data Transfers . . . . .	504
14.56.6 Autobaud feature . . . . .	504
14.56.7 Data Structure Documentation . . . . .	507
14.56.8 Macro Definition Documentation . . . . .	510
14.56.9 Typedef Documentation . . . . .	511
14.56.10 Enumeration Type Documentation . . . . .	511
14.56.11 Function Documentation . . . . .	512

14.57LIN Stack . . . . .	520
14.57.1 Detailed Description . . . . .	520
14.58LPI2C Driver . . . . .	521
14.58.1 Detailed Description . . . . .	521
14.58.2 Data Structure Documentation . . . . .	524
14.58.3 Typedef Documentation . . . . .	527
14.58.4 Enumeration Type Documentation . . . . .	527
14.58.5 Function Documentation . . . . .	528
14.59LPIT Driver . . . . .	537
14.59.1 Detailed Description . . . . .	537
14.59.2 Data Structure Documentation . . . . .	540
14.59.3 Macro Definition Documentation . . . . .	543
14.59.4 Enumeration Type Documentation . . . . .	543
14.59.5 Function Documentation . . . . .	544
14.60LPSPI Driver . . . . .	550
14.60.1 Detailed Description . . . . .	550
14.60.2 Data Structure Documentation . . . . .	552
14.60.3 Enumeration Type Documentation . . . . .	558
14.60.4 Function Documentation . . . . .	559
14.60.5 Variable Documentation . . . . .	566
14.61LPTMR Driver . . . . .	567
14.61.1 Detailed Description . . . . .	567
14.61.2 Data Structure Documentation . . . . .	569
14.61.3 Enumeration Type Documentation . . . . .	571
14.61.4 Function Documentation . . . . .	572
14.62LPUART Driver . . . . .	577
14.62.1 Detailed Description . . . . .	577
14.62.2 Data Structure Documentation . . . . .	579
14.62.3 Enumeration Type Documentation . . . . .	582
14.62.4 Function Documentation . . . . .	583
14.63Local Interconnect Network (LIN) . . . . .	592
14.63.1 Detailed Description . . . . .	592
14.64Low Power Inter-Integrated Circuit (LPI2C) . . . . .	593
14.64.1 Detailed Description . . . . .	593
14.65Low Power Interrupt Timer (LPIT) . . . . .	594
14.65.1 Detailed Description . . . . .	594
14.66Low Power Serial Peripheral Interface (LPSPI) . . . . .	595
14.66.1 Detailed Description . . . . .	595
14.67Low Power Timer (LPTMR) . . . . .	597
14.67.1 Detailed Description . . . . .	597

14.68	Low Power Universal Asynchronous Receiver-Transmitter (LPUART)	598
14.68.1	Detailed Description	598
14.69	Low level API	599
14.69.1	Detailed Description	599
14.69.2	Data Structure Documentation	602
14.69.3	Macro Definition Documentation	618
14.69.4	Typedef Documentation	620
14.69.5	Enumeration Type Documentation	621
14.69.6	Function Documentation	625
14.69.7	Variable Documentation	629
14.70	MPU Driver	631
14.70.1	Detailed Description	631
14.70.2	Data Structure Documentation	635
14.70.3	Enumeration Type Documentation	637
14.70.4	Function Documentation	641
14.71	Memory Protection Unit (MPU)	644
14.71.1	Detailed Description	644
14.72	Node configuration	645
14.72.1	Detailed Description	645
14.72.2	Function Documentation	645
14.73	Node configuration	650
14.73.1	Detailed Description	650
14.73.2	Function Documentation	650
14.74	Node identification	652
14.74.1	Detailed Description	652
14.74.2	Function Documentation	652
14.75	Notification	653
14.76	OS Interface (OSIF)	654
14.76.1	Detailed Description	654
14.76.2	Macro Definition Documentation	655
14.76.3	Function Documentation	655
14.77	PDB Driver	659
14.77.1	Detailed Description	659
14.77.2	Data Structure Documentation	662
14.77.3	Enumeration Type Documentation	664
14.77.4	Function Documentation	665
14.78	PINS Driver	670
14.78.1	Detailed Description	670
14.78.2	Data Structure Documentation	670
14.78.3	Typedef Documentation	671

14.78.4 Enumeration Type Documentation	671
14.78.5 Function Documentation	671
14.79 Peripheral access layer for S32K144	675
14.80 Pins Driver (PINS)	676
14.80.1 Detailed Description	676
14.81 Power Manager	677
14.81.1 Detailed Description	677
14.81.2 Data Structure Documentation	678
14.81.3 Typedef Documentation	680
14.81.4 Enumeration Type Documentation	681
14.81.5 Function Documentation	682
14.82 Power Manager Driver	685
14.83 Power_s32k1xx	686
14.83.1 Detailed Description	686
14.83.2 Data Structure Documentation	687
14.83.3 Enumeration Type Documentation	689
14.83.4 Function Documentation	692
14.84 Programmable Delay Block (PDB)	693
14.84.1 Detailed Description	693
14.85 Qspi_drv	694
14.85.1 Detailed Description	694
14.85.2 Data Structure Documentation	696
14.85.3 Macro Definition Documentation	698
14.85.4 Typedef Documentation	699
14.85.5 Enumeration Type Documentation	699
14.85.6 Function Documentation	701
14.85.7 Variable Documentation	705
14.86 Raw API	706
14.86.1 Detailed Description	706
14.86.2 Function Documentation	706
14.87 Real Time Clock Driver	708
14.87.1 Detailed Description	708
14.87.2 Data Structure Documentation	710
14.87.3 Macro Definition Documentation	714
14.87.4 Enumeration Type Documentation	715
14.87.5 Function Documentation	716
14.88 Real Time Clock Driver (RTC)	723
14.88.1 Detailed Description	723
14.89 S32K144 SoC Header file	726
14.89.1 Detailed Description	726

14.90S32K144 System Files . . . . .	727
14.91SAI Driver . . . . .	728
14.91.1 Detailed Description . . . . .	728
14.91.2 Data Structure Documentation . . . . .	730
14.91.3 Macro Definition Documentation . . . . .	733
14.91.4 Typedef Documentation . . . . .	734
14.91.5 Enumeration Type Documentation . . . . .	734
14.91.6 Function Documentation . . . . .	735
14.92Schedule management . . . . .	741
14.92.1 Detailed Description . . . . .	741
14.92.2 Function Documentation . . . . .	741
14.93Signal interaction . . . . .	742
14.94SoC Header file (SoC Header ) . . . . .	743
14.94.1 Detailed Description . . . . .	743
14.95SoC Support . . . . .	744
14.95.1 Detailed Description . . . . .	744
14.96Synchronous Audio Interface (SAI) . . . . .	745
14.96.1 Detailed Description . . . . .	745
14.97System Basis Chip Driver (SBC) - UJA1169 Family . . . . .	746
14.97.1 Detailed Description . . . . .	746
14.98TRGMUX Driver . . . . .	751
14.98.1 Detailed Description . . . . .	751
14.98.2 Data Structure Documentation . . . . .	753
14.98.3 Enumeration Type Documentation . . . . .	754
14.98.4 Function Documentation . . . . .	757
14.99Transport layer API . . . . .	760
14.99.1 Detailed Description . . . . .	760
14.100Trigger MUX Control (TRGMUX) . . . . .	761
14.100.1 Detailed Description . . . . .	761
14.101UJA1169 SBC Driver . . . . .	762
14.101.1 Detailed Description . . . . .	762
14.101.2 Data Structure Documentation . . . . .	769
14.101.3 Macro Definition Documentation . . . . .	785
14.101.4 Typedef Documentation . . . . .	785
14.101.5 Enumeration Type Documentation . . . . .	786
14.102User provided call-outs . . . . .	803
14.102.1 Detailed Description . . . . .	803
14.102.2 Function Documentation . . . . .	803
14.103VDOG Driver . . . . .	804
14.103.1 Detailed Description . . . . .	804

14.103.2	Data Structure Documentation	806
14.103.3	Enumeration Type Documentation	808
14.103.4	Function Documentation	808
14.104	Watchdog timer (WDOG)	812
14.104.1	Detailed Description	812
<b>15</b>	<b>Data Structure Documentation</b>	<b>813</b>
15.1	drv_config_t Struct Reference	813
15.1.1	Detailed Description	813
15.1.2	Field Documentation	813
15.2	firc_config_t Struct Reference	813
15.2.1	Detailed Description	813
15.2.2	Field Documentation	813
15.3	lin_product_id_t Struct Reference	814
15.3.1	Detailed Description	814
15.3.2	Field Documentation	814
15.4	pcc_config_t Struct Reference	815
15.4.1	Detailed Description	815
15.4.2	Field Documentation	815
15.5	periph_clk_config_t Struct Reference	815
15.5.1	Detailed Description	815
15.5.2	Field Documentation	816
15.6	peripheral_clock_config_t Struct Reference	816
15.6.1	Detailed Description	816
15.6.2	Field Documentation	816
15.7	pmc_config_t Struct Reference	817
15.7.1	Detailed Description	817
15.7.2	Field Documentation	817
15.8	pmc_lpo_clock_config_t Struct Reference	817
15.8.1	Detailed Description	818
15.8.2	Field Documentation	818
15.9	scg_clock_mode_config_t Struct Reference	818
15.9.1	Detailed Description	818
15.9.2	Field Documentation	818
15.10	scg_clockout_config_t Struct Reference	819
15.10.1	Detailed Description	819
15.10.2	Field Documentation	819
15.11	scg_config_t Struct Reference	820
15.11.1	Detailed Description	820
15.11.2	Field Documentation	820

15.12scg_firc_config_t Struct Reference . . . . .	821
15.12.1 Detailed Description . . . . .	821
15.12.2 Field Documentation . . . . .	821
15.13scg_rtc_config_t Struct Reference . . . . .	822
15.13.1 Detailed Description . . . . .	822
15.13.2 Field Documentation . . . . .	822
15.14scg_sirc_config_t Struct Reference . . . . .	823
15.14.1 Detailed Description . . . . .	823
15.14.2 Field Documentation . . . . .	823
15.15scg_sosc_config_t Struct Reference . . . . .	824
15.15.1 Detailed Description . . . . .	824
15.15.2 Field Documentation . . . . .	824
15.16scg_spill_config_t Struct Reference . . . . .	825
15.16.1 Detailed Description . . . . .	826
15.16.2 Field Documentation . . . . .	826
15.17sirc_config_t Struct Reference . . . . .	827
15.17.1 Detailed Description . . . . .	827
15.17.2 Field Documentation . . . . .	827
15.18sosc_config_t Struct Reference . . . . .	827
15.18.1 Detailed Description . . . . .	827
15.18.2 Field Documentation . . . . .	828
15.19spill_config_t Struct Reference . . . . .	828
15.19.1 Detailed Description . . . . .	828
15.19.2 Field Documentation . . . . .	828
15.20sys_clk_config_t Struct Reference . . . . .	829
15.20.1 Detailed Description . . . . .	829
15.20.2 Field Documentation . . . . .	829
<b>Index</b>	<b>831</b>

## 1 S32 SDK

### Introduction

This topic provides an introduction to the S32 software development kit (S32 SDK), including intended audience, purpose and scope, and detailed sections on technical considerations.



Copyright © 2016 NXP Semiconductor



### Intended Audience

S32 SDK documentation is written for software developers and system engineers who have a technical background, and a working knowledge of embedded programming. The audience for the S32 SDK are users of S32 Processors.


### Purpose and Scope

The S32 SDK is an embedded oriented development kit. It allows users to

1. Evaluate and explore the features of the S32 processors; experience how they are supported by working "out of the box" on NXP development boards.
2. Develop embedded solutions; the NXP SDK is thoroughly tested from development to production.

### S32 SDK Architecture Overview

The S32 SDK is an extensive suite of robust hardware interface and hardware abstraction layers, peripheral drivers, RTOS, stacks, and middleware designed to simplify and accelerate application development on NXP S32 SOCs. The addition of Processor Expert technology for software and board configuration provides unmatched ease of use and flexibility. Included in the S32 SDK is full source code under a permissive open-source license for all hardware abstraction and peripheral driver software. See the Release Notes for details. The S32 SDK consists of the following runtime software components written in C:



## 2 Components

### Header file

The S32 SDK contains a device-specific header files which provide direct access to the peripheral registers. Each supported device in S32 SDK has an overall System-on-Chip (SoC) memory-mapped header file. This header file contains the memory map and register base address for each peripheral and the IRQ vector table with associated vector numbers.

### Feature Header File

The HAL is designed to be reusable regardless of the peripheral configuration differences from one SOC device to another. An overall Peripheral Feature Header File is provided for device to define the feature or configuration differences for each SOC sub-family device.

### Hardware Abstraction Layer

The HAL consists of low-level drivers for the SOC product family on-chip peripherals. The main goal is to abstract the hardware peripheral register accesses into a set of stateless basic functional operations. The HAL itself can be used with system services to build application-specific logic or as building blocks for use-case driven high-level Peripheral Drivers. It primarily focuses on the functional control, configuration, and realization of basic peripheral operations. The HAL hides register access details and various SOC peripheral instantiation differences so that, either an application or high-level Peripheral Drivers, can be abstracted from the low-level HW details. Therefore, hardware peripheral must be accessed through HAL.

The HAL can also support some high-level functions with certain logic, provided these high-level functions do not depend on functions from other peripherals, nor impose any action to be taken in interrupt service routines. For example, the UART HAL provides a blocking byte-send function that relies only on the features available in the UART peripheral itself. These high-level functions enhance the usability of the HAL but remain stateless and independent of other peripherals. Essentially, the HAL functional boundary is limited by the peripheral itself. There is one HAL driver for each peripheral and the HAL only accesses the features available within the peripheral. In addition, the HAL does not define interrupt service routine entries or support interrupt handling. These tasks must be handled by a high-level Peripheral Driver together with the Interrupt Manager.

The HAL drivers can be found in the platform/hal directory.

### Peripheral Drivers

The Peripheral Drivers are high-level drivers that implement high-level logic transactions based on one or more HAL drivers, other Peripheral Drivers, and/or System Services. Consider, for example, the differences in the UART HAL and the UART Peripheral Driver. The UART HAL mainly focuses on byte-level basic functional primitives, while the UART Peripheral Driver operates on an interrupt-driven level using data buffers to transfer a stream of bytes. In general, if a driver, that is mainly based on one peripheral, interfaces with functions beyond its own HAL and/or requires interrupt servicing, the driver is considered a high-level Peripheral Driver.

The Peripheral Drivers support all instances of each peripheral instantiated on the SOC by using a simple integer parameter for the peripheral instance number. The user of the Peripheral Driver does not need to know the peripheral memory-mapped base address.

The Peripheral Drivers operate on a high-level logic that requires data storage for internal operation context handling. However, the Peripheral Drivers do not allocate this memory space. Rather, the user passes in the memory for the driver internal operation through the driver initialization function. Note that HAL is used for SOCs with restricted RAM and FLASH size.

The Peripheral Drivers are designed to handle the entire functionality for a targeted use-case. An application should be able to use only the Peripheral Driver to accomplish its purpose. The mixing of the Peripheral Driver and HAL by an application for the same peripheral can be done, but is discouraged for architectural cleanliness and to avoid cases where bypassing the Peripheral Driver results in logic errors within the Peripheral Driver.

The Peripheral Drivers can be found in the platform/drivers directory.

### System Services

The System Services contain a set of software entities that can be used by the Peripheral Drivers. They may be used with HAL Drivers to build the Peripheral Drivers or they can be used by an application directly. The following sections describe each of the System Services software entities. These System Services are in the platform/drivers directory.

#### Interrupt Manager

The Interrupt Manager provides functions to enable and disable individual interrupts within the Nested Vector Interrupt Controller (NVIC). It also provides functions to enable and disable the ARM core global interrupt (via the CPSIE and CPSID instructions) for bare-metal critical section implementation. In addition to providing functions for interrupt enabling and disabling, the Interrupt Manager provides Interrupt Service Routine (ISR) registration that allows the application software to register or replace the interrupt handler for a specified IRQ vector. The drivers do not set interrupt priorities. The interrupt priority scheme is entirely determined by the specific application logic and its setting is handled by the user application. The user application manages the interrupt priorities.

#### Clock Manager

The Clock Manager provides centralized clock-related functions for the entire system. It can dynamically set the system clock and perform clock gating/un-gating for specific peripherals. The Clock Manager also maintains knowledge of the clock sources required for each peripheral and provides functions to obtain the clock frequency for each supported clock used by the peripheral. The Clock Manager provides a notification framework which the software components, such as drivers, uses to register callback functions and execute the predefined code flow during the clock mode transition.

#### Power Manager

The Power Manager provides centralized power-related functions for the entire system. It dynamically sets the system power mode. The Power Manager provides a notification framework which the software components, such as drivers, uses to register callback functions and execute the predefined code flow during the power mode transition.

### Examples

The examples provided show how to build user applications using the S32 SDK. The examples can be found in the top-level example directory. For details please see [Examples and Demos](#) .

## 3 Supported Platforms

Supported board and SoC versions can be found in the Release Notes. (SDK\ReleaseNotes.pdf)

## 4 Installation

### Prerequisites

SDK can be used in two ways: bundled in S32 Design Studio and standalone.

S32 SDK is delivered bundled in the S32 Design Studio. In this case it's already configured and ready to use.

S32 SDK is also delivered through a standalone installer. Using the standalone installer is recommended when using a compiler which is not supported in S32 Design Studio or when the graphical interface is not required. In this case the installer can configure an existing S32 Design Studio to use the configuration files delivered in the installer.

If the integration with the S32 Design Studio is not needed the path to S32 Design Studio can be left empty – and in this case only the S32 SDK will be installed and configured.

### Steps

1. Start the installer S32\_SDK\_<ReleaseSpecific>.exe
2. Set the destination folder for the SDK, give optional location of S32DS and install. Example of S32DS path:  
C:\NXP\S32ARMv1.3
3. Start using the SDK by creating a new project or importing a project

### Background

The installer does the following things in background:

- Puts the SDK in the selected destination directory.
- Appends to S32SDK\_PATH the path of the SDK.
  - Note: Please make sure you uninstall previous SDK so that this variable will be empty.
- Copies necessary files into S32 Design Studio installation location.
- Overwrites existing SDK from S32 Design Studio with the version from destination directory

### Uninstaller

Use “uninst.exe” to uninstall the SDK.

Note: If you want to reinstall the SDK please use a clean copy of S32DS. When you uninstall this does not delete the copied files (ex: Config\_01.pez), so a clean copy is needed.

## 5 Build Tools

### Introduction

S32 SDK officially supports the following compilers:

- [GreenHills](#)
- [IAR](#)
- [GCC](#) (also included in S32 Design Studio for ARM)
- [COSMIC Software CORTEX-M C Cross Compiler](#)
- [Wind River Diab Compiler](#)

### Note

Toolchain versions and options can be found in the Release Notes. (SDK\ReleaseNotes.pdf)

### Compiler warnings disabled for S32 SDK

For *Wind River DIAB Compiler* the following warnings are not checked at S32 SDK build time:

- *#1824: explicit cast discards volatile qualifier*  
Motivation: this warning has been deactivated because of false positive occurrences reported for Wind River DIAB Compiler 5.9.4.8 under tickets TCDIAB-13994, TCDIAB-14098.
- *#5387: explicit conversion of a 64-bit integral type to a smaller integral type (potential portability problem)*  
Motivation: this warning has been disabled because it is reported for conversions required by the internal SDK algorithms. Intermediary results requiring high precision are stored as `uint64_t` variables and converted into `uint32_t` variables. Checks have been put in place to ensure that the cast is only done if the value to be converted fits on 32 bits.
- *#5388: conversion from pointer to same-sized integral type (potential portability problem)*  
Motivation: for S32 SDK conversions between `uint32_t` and memory addresses are made assuming that pointers are stored on 32bits.

### Makefiles

Multiple makefile projects are provided in the 'examples' folder, for all supported compilers. These projects can be modified by adding application code, or the makefiles can be reused in different projects, after reconfiguring the paths/variables. Please note that these projects require the designated compiler to be already installed on the host (check the links above for installer retrieval, from web); also, the makefile path to compiler executable must be updated before running make utility.

### S32 Design Studio

S32 Design Studio for ARM is delivered with arm-gcc compiler support included ("`{S32_Design_Studio_install_path}\Cross_Tools\gcc-arm-none-eabi`"). Eclipse plugins for gcc are already installed in S32 Design Studio IDE, so new projects for this toolchain can be created and built directly from the IDE. To add S32 SDK source files to a clean S32 Design Studio project, eclipse "linked resources" feature can be used: project properties->New->Folder->Advanced->'Link to alternate location' (e.g. "`{S32_SDK_PATH}`"). For S32 Design Studio project with Processor Expert support, please import a project from "`{S32_SDK_PATH} Name`".

### IAR Embedded Workbench

S32 SDK source files can be added to IAR Embedded Workbench projects through Project Menu->Add Files option; this will create a link to the SDK files in the project instead of copying the files in the workspace. The project files can be grouped in any layout, this will not affect the SDK folder structure on disk. After adding the necessary sources, the user must set the include path: Project options->C/C++ Compiler->Preprocessor tab->Additional include directories. Additionally, the linker command file can be overwritten; S32 SDK provides linker scripts for all supported toolchains, both for RAM and Flash target memory; this can be done from Project options->Linker->Linker Configuration File->Check 'Overwrite default', then choose the S32 SDK IAR lcf for RAM/Flash ("\${S32\_install\_path}\platform\devices\S32K144\linker\iar"). Finally, Project->Make (or F7 on the keyboard) builds the application using IAR compiler for ARM; errors/warnings are shown in the Build Messages view.

## 6 IDE Support

### S32 Design Studio

- S32 Design Studio for ARM is delivered with Processor Expert support included. Please see [Configuration](#) chapter.
- To configure the S32 SDK path of the project, eclipse "S32 SDK Specific" feature can be used: patch project properties->Processor Expert->S32 SDK Specific->SDK path
- Processor Expert repositories and paths can be configured as it follows: Window -> Preferences -> Processor Expert -> Repositories and Paths.
- S32 Design Studio projects can be imported from S32 SDK package. Please see [Examples and Demos](#) chapter.

### IAR Embedded Workbench

- There is no configuration support for S32 SDK in IAR.
- IAR Embedded Workbench projects can be imported from S32 SDK package. Please see [Examples and Demos](#) chapter.

## 7 Configuration

Processor Expert software allows generation of configuration structures for peripheral drivers from S32 SDK. With the help of Eclipse based graphical interface where you can configure your driver and generate corresponding configuration structure. This tool doesn't generate source code for S32 family, it only generates configurations data structures.

Processor Expert generates configuration header files that are included by application source code. The configuration data structures from these files are defined in S32 SDK. All these header files are generated by this tool in \${ProjName}/Generated\_Code directory.

Peripheral drivers are not stored directly in the project directory, these drivers are stored in S32 SDK repository. Shared peripheral drivers repository is advantageous when more projects should share the same version of peripheral drivers. In this case, peripheral drivers are not physically placed in the project directory but each project is virtually linked with shared, common repository from S32 SDK. This way the management of the projects' drivers can be done in one place and any changes made in the shared repository is automatically distributed across all of the linked projects, for example in case of bug fixing or library update and also backup or archiving of the peripheral drivers versions is very simple.

## 8 Acronyms and Abbreviations

Acronym	Description
CPSIE, CPSID	Change Processor State Interrupt Enable / Disable
EAR	Early Access Release
EVB	Evaluation board
HAL	Hardware Abstraction Layer
IRQ	Interrupt Request
ISR	Interrupt Service Routine
LLWU	Low Leakage Wakeup Unit
NVIC	Nested Vector Interrupt Controller
RTOS	Real Time Operating System
S32DS	S32 Design Studio
SDK	Software Development Kit
SOC	System-on-Chip
UART	Universal Asynchronous Receiver / Transmitter

## 9 MISRA Compliance

This section describes how the S32 SDK project addresses MISRA Compliance.

The S32 SDK SW components which are implemented to be compliant with MISRA C 2012 are:

- all drivers & HALs
- generated driver code (including Cpu.c & .h)
- main.c (generated via graphical configurator)

Violations of MISRA C 2012 guidelines which remain not fixed, shall be documented as deviations at file level.

Other SW components included in the S32 SDK package which are not subject to MISRA C 2012 compliance:

- demo\_apps & driver examples
- FreeRTOS

## 10 Error detection and reporting

S32 SDK drivers can use a mechanism to validate data coming from upper software layers (application code) by performing a number of checks on input parameters' range or other invariants that can be statically checked (not dependent on runtime conditions). A failed validation is indicative of a software bug in application code, therefore it is important to use this mechanism during development.

The validation is performed by using DEV\_ASSERT macro. A default implementation of this macro is provided in this file. However, application developers can provide their own implementation in a custom file. This requires defining the CUSTOM\_DEVASSERT symbol with the specific file name in the project configuration (for example: -DCUSTOM\_DEVASSERT="custom\_devassert.h")

The default implementation accommodates two behaviors, based on DEV\_ERROR\_DETECT symbol:

- When DEV\_ERROR\_DETECT symbol is defined in the project configuration (for example: -DDEV\_ERROR\_DETECT), the validation performed by the DEV\_ASSERT macro is enabled, and a failed validation triggers a software breakpoint and further execution is prevented (application spins in an infinite loop) This configuration is recommended for development environments, as it prevents further execution and allows investigating potential problems from the point of error detection.
- When DEV\_ERROR\_DETECT symbol is not defined, the DEV\_ASSERT macro is implemented as no-op, therefore disabling all validations. This configuration can be used to eliminate the overhead of development-time checks.

It is the application developer's responsibility to decide the error detection strategy for production code: one can opt to disable development-time checking altogether (by not defining `DEV_ERROR_DETECT` symbol), or one can opt to keep the checks in place and implement a recovery mechanism in case of a failed validation, by defining `CUSTOM_DEVASSERT` to point to the file containing the custom implementation.

## 11 Examples and Demos

Applications that show the user how to initialize the peripherals for the basic use cases

### 11.1 Introduction

S32 SDK examples structure:

- Demo applications (SDK/examples/<CPU>/demo\_apps), are demo applications for various IDEs and compilers. Also this examples are using more advanced use-cases - FreeRTOS integration, LIN Stack, FlexCAN usage and Clock Setup.
- Driver Examples (SDK/examples/<CPU>/driver\_examples), are simple applications which exemplify a basic use-case for a specific driver.

Examples are available for:

- [S32K142 Examples](#)
- [S32K144 Examples](#)
- [S32K148 Examples](#)

### 11.2 Usage

#### 11.2.1 How to build

For makefile project

There are makefile projects in all compilers supported. In order to used them:

- **Make** utility (eg. GNU Make)
- **Toolchain** (eg. GCC Toolchain)
- **Make sure the make and compiler are in Path (for Microsoft Windows : System -> Environmental Variables)**
- From command line execute the makefile: **make all**

The makefiles generate binary files for both RAM and FLASH configurations.

For IAR Embedded Workbench

From IAR Workbench for ARM use File > Open > Workspace and browse to the desired project. After the project was opened you can see the files in "Workspace Files". Finally, the project can be executed from Project > Download and Debug. Make sure that the debug probe you are using is selected and configured in Project options > Debugger > Driver.

### For S32 Design Studio

From S32 Design Studio (See Release notes for the S32 Design Studio version), go to File -> New -> New Project from Example and select the example you wish to import. This will copy the example project into workspace. Next steps:

- Use Processor Expert to configure the components used in the example
- Use Project > Generate Processor Expert for generating the configuration
- Use Project > Build to build the project
- Use Project > Debug and launch your preferred debug configuration

#### 11.2.2 How to debug

This section explains how to upload and debug the binary files generated after build. This assumes that you have a debug probe(see release notes for supported debug probes) and a debug software installed on the machine.

Generic steps:

1. Launch the debug software
2. Load the binary file into the MCU
3. Execute the application

#### Loading with Segger JLink:

- Download and install the latest drivers and GDB server, named *Software and documentation pack*, from their [site](#)
- Download your favorite GDB client (eg. arm-none-eabi-gdb)
- Browse to JLink installation folder and launch **JLinkGDBServer**
- Select the appropriate part from the device list and click on **OK**
- Open the GDB client and connect to the configured port - by default localhost:2331
- Upload the file and execute (see GDB client user manual for details regarding the commands used)

The following table is a small list of commands used in GNU ARM GDB with JLinkGDBServer to connect and run the application:

Command	Description
target remote:PortNumber	Connect to the remote target at a specified port. Please replace PortNumber with the port configured in the GDB server.
monitor reset	Reset the target MCU
monitor halt	Halt the target MCU
file ApplicationName.elf	Load the file and symbols. Please change ApplicationName with your application name
load	Download the executable to the target MCU
continue	Begin executing the application

#### Loading with PEmicro OpenSDA/MultiLink:

- Download and install the latest drivers and GDB server, named *P&E GDB Server for Kinetis with Windows GUI*, from their [site](#)
- Download your favorite GDB client (eg. arm-none-eabi-gdb)

- Browse to PEmicro GDB Server installation folder and launch **P&E GDB Server for Kinetis**
- Select the appropriate part from the device list and click on **Connect**
- Open the GDB client and connect to the configured port - by default localhost:7224
- Upload the file and execute (see GDB client user manual for details regarding the commands used)

The following table is a small list of commands used in GNU ARM GDB with PEmicro GDB server to connect and run the application:

Command	Description
target remote:PortNumber	Connect to the remote target at a specified port. Please replace PortNumber with the port configured in the GDB server.
monitor reset	Reset the target MCU
file ApplicationName.elf	Load the file and symbols. Please change ApplicationName with your application name
load	Download the executable to the target MCU
continue	Begin executing the application

### 11.2.3 Using terminal emulator


To run the examples that use LPUART to help you visualize data you must download a terminal emulator (eg. Putty, Termiter, TeraTerm) and configure it.

Unless otherwise noted the standard communication parameters are:

- 115200 baud
- One stop bit
- No parity
- No flow control

#### Example configuration for Termiter using OpenSDA

- 1) Download Termiter from their [site](#)
- 2) Run the installer. Wait for the installation to be completed
- 3) Go to **Start -> All Programs -> Termiter** and launch the program. The window from Fig.1 will appear ...




window

4) Click on **Settings**

5) As seen in Fig.2, configure the following communication parameters:

- **Port(1)** : COMx - where x must be replaced with the COM port number
- **Baud Rate(2)** : 115200
- **Data Bits(3)** : 8
- **Stop Bits(4)** : 1
- **Parity(5)** : None
- **Flow Control(6)** : None
- **Forward(7)** : None



Settings window

6) Click **OK**. Now the terminal should be configured

#### Note

For further help consult the terminal's documentation

## 11.3 S32K142 Examples

Demo applications and driver examples for S32K142

Examples for S32K142 are separated into two groups:

- [Demo Applications](#)

#### Note

Driver examples section is not available for S32K142

### 11.3.1 Demo Applications

Applications that show more advanced use cases

Available demo applications:

*Click on one of the project to see the corresponding documentation*

- [Hello World](#)
- [Hello World - IAR Embedded Workbench](#)
- [Hello World - Makefile](#)

#### 11.3.1.1 Hello World

Basic application that presents the project scenarios for S32 SDK

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K142 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K142 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K142EVB-Q100
- S32K142-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K142EVB-Q100	S32K142-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **hello\_world\_S32K142**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**hello\_world\_S32K142**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
hello_world_S32K142 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
hello_world_S32K142 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
hello_world_S32K142 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
hello_world_S32K142 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.3.1.2 Hello World - IAR Embedded Workbench

Basic application that presents the project scenarios for S32 SDK and integration with IAR Embedded Workbench IDE

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K142 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

#### Note

For information about how to run IAR projects please refer to [Usage](#)

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K142 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K142EVB-Q100
- S32K142-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K142EVB-Q100	S32K142-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

##### 11.3.1.3 Hello World - Makefile

Basic application that presents the project scenarios for S32 SDK using makefiles for various compilers

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K142 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

There are five projects delivered with this package:

- Makefile project (GCC compiler)
- Makefile project (GHS compiler)
- Makefile project (IAR compiler)
- Makefile project (CSMC compiler)
- Makefile project (DCC compiler)

#### Note

For information about how to run the makefile please refer to [Usage](#)

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K142 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K142EVB-Q100
- S32K142-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K142EVB-Q100	S32K142-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

## 11.4 S32K144 Examples

Demo applications and driver examples for S32K144

Examples for S32K144 are separated into two groups:

- [Demo Applications](#)
- [Driver Examples](#)

### 11.4.1 Demo Applications

Applications that show more advanced use cases

Available demo applications:

*Click on one of the project to see the corresponding documentation*

- [ADC Low Power](#)
- [AMMCLib](#)
- [FlexCAN Encrypted](#)
- [FreeMASTER](#)
- [FreeRTOS](#)
- [Hello World](#)
- [Hello World - IAR Embedded Workbench](#)
- [Hello World - Makefile](#)
- [LIN MASTER](#)

- [LIN SLAVE](#)
- [Structural Core Self Test Example](#)

#### 11.4.1.1 ADC Low Power

Demonstrates ADC trigger scheme using TRGMUX and LPIT, switches the power mode to stop and sends data using LPUART and DMA

##### Application description

The purpose of this demo application is to show you the usage of a subset of the peripherals found on the S32K144 SoC.

- The application uses LPIT to trigger ADC conversions every 100ms via TRGMUX with the CPU in sleep mode. The ADC is using Hardware Compare feature to validate a conversion only if the value is greater than half of the reference voltage, in this case **VDD/2**. This way the CPU is woken up from sleep mode only if the condition is met.
- When the conversion is complete the data is transformed into a bar graph and it is sent via LPUART using DMA memory to peripheral transfer to the host PC. This way, the CPU can be put into a low power mode to reduce the energy used.

##### Prerequisites

To run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

##### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

##### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **adc\_low\_power\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**adc\_low\_power\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
adc_low_power_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
adc_low_power_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
adc_low_power_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
adc_low_power_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

#### 11.4.1.2 AMMCLib

Provides an example of integration of AMMCLib and S32 SDK

#### Application description

The purpose of this demo application is to show you how to integrate the S32 SDK with AMMCLib.

- The application uses LPTMR to generate samples of a sinusoidal signal using trigonometric functions from the AMMCLib. Calculated signal samples are then scaled to be in the range of the FTM PWM duty cycle and are used to change the intensity of the RGB leds.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from USB)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION | S32K144EVB-Q100 | S32K144-MB

-----|-----|----- FTM0 Channel 0 (**PTD15**) |RGB\_RED - wired on the board | J12.18 - J11.31  
 FTM0 Channel 1 (**PTD16**) |RGB\_GREEN - wired on the board | J12.17 - J11.32 FTM0 Channel 2 (**PTD0**) |RGB↔  
 \_BLUE - wired on the board | J12.31 - J11.30

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **ammclib\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ammclib\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
ammclib_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
ammclib_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
ammclib_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
ammclib_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.1.3 FlexCAN Encrypted

Demo application showing the FlexCAN functionalities

#### Note

**If running the encrypted communication:** The encryption uses the first non-volatile user key, which needs to be configured by running the **CSEc Key Configuration** in the driver examples folder.

**Encrypted communication works only for CSEc enabled parts.** SIM\_SDID indicates whether CSEc is available on your device.

**If one of the user keys was loaded using the CSEc Key Configuration, any further full erase of the Flash requires a Challenge-Authentication process.** This can be done by running the CSEc Key Configuration example again and setting the ERASE\_ALL\_KEYS macro to 1.

#### Application description

The purpose of this demo application is to show you the usage of the FlexCAN module configured to use Flexible Data Rate and the CSEc module from the S32K144 CPU using the S32 SDK API.

- In the first part, the application will setup the board clocks, pins and other system functions such as SBC if the board uses this module as a CAN transceiver.
- Then it will configure the FlexCAN module features such as FD, Bitrate and Message buffers
- The application will wait for frames to be received on the configured message buffer or for an event raised by pressing one of the two buttons which will trigger a frame send to the recipient.
- The frames are sent in plain text by default, but the encrypted mode can be enabled by holding one of the buttons pressed and pressing the other.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 3 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
CAN HIGH (*)	CAN HIGH - J13.1	CAN HIGH - J60.2
CAN LOW (*)	CAN LOW - J13.2	CAN LOW - J60.3
BUTTON 2 (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board
BUTTON 1 (PTC12)	BTN0 - wired on the board	BTN2 - wired on the board
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
GND (GND)	J3-11 - Slave GND	J6 - Slave GND

(\*) Those lines must be modulated using a transceiver, if it is not specified the boards already include the CAN transceiver

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **flexcan\_encrypted\_↔s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexcan\_encrypted\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexcan_encrypted_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flexcan_encrypted_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flexcan_encrypted_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers

<b>flexcan_encrypted_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers
--	---

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.1.4 FreeMASTER

Example application showing FreeMASTER Serial Communication usage

#### Application description

The purpose of this demo application is to show you how to use the FreeMASTER serial communication using S32K144 on OpenSDA with this SDK.

This demo uses the FreeMASTER Run-Time Debugging Tool to visualise ADC conversions and allows the user to monitor the ADC sampling rate for different ADC configurations (ADC sampling time and resolution can be controlled through FreeMASTER Application Commands).

The ADC is configured to perform continuous conversions and generate an interrupt after each conversion. The LPTMR is configured to generate a periodic interrupt at 10 ms which reads the number of ADC conversions.

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 1 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- FreeMASTER host application

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **freemaster\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**freemaster\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
freemaster_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
freemaster_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
freemaster_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
freemaster_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

- Open the FreeMASTER project and set the communication parameters: Go to Project/Options/Comm, choose Direct RS232 and set the port and speed.
- Go to Project/Options/MAP Files and select the \*.elf file of your project and set file format to ELF/DWARF.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

FreeMASTER host application can be downloaded from NXP's website. FreeMASTER Serial Communication is included into the project (V2.0).

#### 11.4.1.5 FreeRTOS

Demo application showing the integration of FreeRTOS and S32 SDK

#### Application description

The purpose of this demo application is to show you how to use the FreeRTOS with the S32 SDK for the S32K144 MCU.

This project defines a very simple demo that creates two tasks, one queue, and one timer. It also demonstrates how Cortex-M4 interrupts can interact with FreeRTOS tasks/timers.

This simple demo project runs 'stand alone' (without the rest of the tower system) on the Freedom Board or Validation Board, which is populated with a S32K144 Cortex-M4 microcontroller.

The idle hook function: The idle hook function demonstrates how to query the amount of FreeRTOS heap space that is remaining (see `vApplicationIdleHook()` defined in this file).

The `main()` Function: `main()` creates one software timer, one queue, and two tasks. It then starts the scheduler.

The Queue Send Task: The queue send task is implemented by the `prvQueueSendTask()` function in this file. `prvQueueSendTask()` sits in a loop that causes it to repeatedly block for 200 milliseconds, before sending the value 100 to the queue that was created within `main()`. Once the value is sent, the task loops back around to block for another 200 milliseconds.

The Queue Receive Task: The queue receive task is implemented by the `prvQueueReceiveTask()` function in this file. `prvQueueReceiveTask()` sits in a loop that causes it to repeatedly attempt to read data from the queue that was created within `main()`. When data is received, the task checks the value of the data, and if the value equals the expected 100, toggles the green LED. The 'block time' parameter passed to the queue receive function specifies that the task should be held in the Blocked state indefinitely to wait for data to be available on the queue. The queue receive task will only leave the Blocked state when the queue send task writes to the queue. As the queue send task writes to the queue every 200 milliseconds, the queue receive task leaves the Blocked state every 200 milliseconds, and therefore toggles the blue LED every 200 milliseconds.

The LED Software Timer and the Button Interrupt: The user button BTN1 is configured to generate an interrupt each time it is pressed. The interrupt service routine switches the red LED on, and resets the LED software timer. The LED timer has a 5000 millisecond (5 second) period, and uses a callback function that is defined to just turn the LED off again. Therefore, pressing the user button will turn the LED on, and the LED will remain on until a full five seconds pass without the button being pressed.

### Prerequisites

To run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
--------------	-----------------	------------

RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BTN (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **freertos\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**freertos\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
freertos_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
freertos_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
freertos_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
freertos_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.1.6 Hello World

Basic application that presents the project scenarios for S32 SDK

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K144 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **hello\_world\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**hello\_world\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
hello_world_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
hello_world_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
hello_world_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
hello_world_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.1.7 Hello World - IAR Embedded Workbench

Basic application that presents the project scenarios for S32 SDK and integration with IAR Embedded Workbench IDE

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K144 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

#### Note

For information about how to run IAR projects please refer to [Usage](#)

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

#### 11.4.1.8 Hello World - Makefile

Basic application that presents the project scenarios for S32 SDK using makefiles for various compilers

## Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K144 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

There are five projects delivered with this package:

- Makefile project (GCC compiler)
- Makefile project (GHS compiler)
- Makefile project (IAR compiler)
- Makefile project (CSMC compiler)
- Makefile project (DCC compiler)

## Note

For information about how to run the makefile please refer to [Usage](#)

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

### 11.4.1.9 LIN MASTER

Example that shows the usage of the LIN stack in master mode

### Application description

This example demonstrates the LIN communication between S32K144 EVB Master and Slave using unconditional frames.

- The Master SeatECU is in NormalTable schedule table and it uses the LIN frame Motor1State\_Cycl to receive temperature signal Motor1Temp from Slave Motor1 and send selection signal Motor1Selection to Slave Motor1 by frame Motor1Control.
- If value of temperature signal is higher than MOTOR1\_OVER\_TEMP value, Master SeatECU will send STOP command through Motor1Selection signal to stop motor.
- If value of temperature signal is in range from MOTOR1\_MAX\_TEMP value to MOTOR1\_OVER\_TEMP value, master SeatECU will send DECREASE MOTOR SPEED command through Motor1Selection signal to reduce motor speed.
- If value of temperature signal is lower than MOTOR1\_MAX\_TEMP value, master will send INCREASE MOTOR SPEED command through Motor1Selection signal to increase motor speed.
- When users press button SW2 on the Master board, the Master SeatECU switches its schedule table to go-to-sleep table. So the Slave and Master enter sleep mode, RGB LEDs are off.
- When LIN cluster is in sleep mode, users press button SW3 on the Master board, the Master board sends a wakeup signal to wakeup slave nodes, then switches its table to NormalTable.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
BUTTON 2 (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board
BUTTON 1 (PTC12)	BTN0 - wired on the board	BTN2 - wired on the board
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BLUE_LED (PTD16)	RGB_GREEN - wired on the board	J12.31 - J11.29
GND (GND)	J3-11 - Slave GND	J6 - Slave GND
LIN (*)	J11-1 - Slave LIN	J48.4 - Slave LIN

(\*) Those lines must be modulated using a transceiver, if it is not specified the boards already include the LIN transceiver

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lin\_master\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lin\_master\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
lin_master_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
lin_master_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
lin_master_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
lin_master_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.1.10 LIN SLAVE

Example that shows the usage of the LIN stack in slave mode

#### Application description

This example demonstrates the LIN communication between S32K144 EVB Master and Slave using unconditional frames.

- The Master SeatECU is in NormalTable schedule table and it uses the LIN frame Motor1State\_Cycl to receive temperature signal Motor1 Temp from Slave Motor1 and send selection signal Motor1 Selection to Slave Motor1 by frame Motor1Control.
- If value of temperature signal is higher than MOTOR1\_OVER\_TEMP value, Master SeatECU will send STOP command through Motor1 Selection signal to stop motor.
- If value of temperature signal is in range from MOTOR1\_MAX\_TEMP value to MOTOR1\_OVER\_TEMP value, master SeatECU will send DECREASE MOTOR SPEED command through Motor1 Selection signal to reduce motor speed.

- If value of temperature signal is lower than MOTOR1\_MAX\_TEMP value, master will send INCREASE MOTOR SPEED command through Motor1Selection signal to increase motor speed.
- When users press button SW2 on the Master board, the Master SeatECU switches its schedule table to go-to-sleep table. So the Slave and Master enter sleep mode, RGB LEDS are off.
- When LIN cluster is in sleep mode, users press button SW3 on the Master board, the Master board sends a wakeup signal to wakeup slave nodes, then switches its table to NormalTable.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
BUTTON 2 (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board
BUTTON 1 (PTC12)	BTN0 - wired on the board	BTN2 - wired on the board
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BLUE_LED (PTD16)	RGB_GREEN - wired on the board	J12.31 - J11.29
GND (GND)	J3-11 - Master GND	J6 - Master GND
LIN (*)	J11-1 - Master LIN	J48.4 - Master LIN

(\*) Those lines must be modulated using a transceiver, if it is not specified the boards already include the LIN transceiver

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **lin\_slave\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lin\_slave\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lin_slave_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lin_slave_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lin_slave_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lin_slave_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.1.11 Structural Core Self Test Example

Basic application that presents the project scenarios for S32 SDK

#### Application description

The purpose of this demo application is to show you how to integrate the S32 SDK with sCST.

- The application will run the core self tests from the Structural Core Self Test library and will report the result using the user leds.
- Please consult the sCST manual for more information about the library.

#### Note

This application uses a modified version of the linker file which defines the section used by the library. As a consequence, the application will only run in flash.

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- Debug probe (JLink, PEMicro, OpenSDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **scst\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**scst\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be two debug configurations for this project:

Configuration Name	Description
<b>scst_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>scst_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.4.2 Driver Examples

Applications that show the user how to initialize the peripherals for the basic use cases

There are currently examples for the following categories:

*Click on one of the categories to see the available projects*

- [Analog Driver Examples](#)
- [Communication Driver Examples](#)
- [System Driver Examples](#)
- [Timer Driver Examples](#)

#### 11.4.2.1 Analog Driver Examples

Applications that show the user how to initialize the analog peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [ADC Hardware Trigger](#)
- [ADC Software Trigger](#)
- [CMP DAC](#)

#### 11.4.3 ADC Hardware Trigger

How to trigger the ADC by hardware

##### Application description

The purpose of this demo application is to show you the usage of the ADC module triggered in hardware by the Programmable Delay Block from the S32K144 CPU using the S32 SDK API.

- The application uses PDB to trigger ADC conversions every 1s.
- When the conversion is complete the data is sent to the host PC using LPUART.

##### See also

[PDB\\_Example\\_group](#)

For alternate ADC Hardware triggering scheme see [ADC\\_LOW\\_POWER\\_group](#)

##### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **adc\_hwtrigger\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**adc\_hwtrigger\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>adc_hwtrigger_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>adc_hwtrigger_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>adc_hwtrigger_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>adc_hwtrigger_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

## Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

### 11.4.4 ADC Software Trigger

How to trigger ADC by software

#### Application description

The purpose of this demo application is to show you the usage of the ADC module triggered by software from the S32K144 CPU using the S32 SDK API.

- The application uses software to trigger ADC conversions every 1s.
- When the conversion is complete the data is sent to the host PC using LPUART.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **adc\_swtrigger\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**adc\_swtrigger\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>adc_swtrigger_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>adc_swtrigger_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>adc_swtrigger_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>adc_swtrigger_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

#### 11.4.5 CMP DAC

Driver examples showing the basic usage scenario of the CMP

## Application description

The purpose of this demo application is to show you how to use the Analog Comparator of the S32K144 MCU using the S32 SDK API.

The Comparator is configured to compare analog input 0(AIN0) with half the reference voltage generated with the internal DAC. Based on the input from the potentiometer the LEDs light by the following rules:

- 1)  $V_{in} < \text{DAC voltage}$  : RED on, GREEN off
- 2)  $V_{in} > \text{DAC voltage}$  : RED off, GREEN on
- 3) Unknown state : RED on, GREEN on

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
CMP Input 0 (PTA0)	J4.14 - J5.7	J21.1 - J9.31

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **cmp\_dac\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**cmp\_dac\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
cmp_dac_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
cmp_dac_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
cmp_dac_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
cmp_dac_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.5.1 Communication Driver Examples

Applications that show the user how to initialize the communication peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [FLEXIO I2C](#)
- [FLEXIO I2S](#)
- [FLEXIO SPI](#)
- [FLEXIO UART](#)
- [LPI2C MASTER](#)
- [LPI2C SLAVE](#)
- [LPSPI Transfer](#)
- [LPUART Echo](#)
- [SBC UJA1169](#)

### 11.4.6 FLEXIO I2C

Example application showing FlexIO I2C driver usage

#### Application description

The purpose of this demo application is to show you the usage of the FlexIO I2C driver found on the S32K144 SoC using S32 SDK API.

The application uses FlexIO I2C driver to make a send and a receive data request. The slave device for this example is the LPI2C instance, which is configured to act as a bus slave. The slave and master buffers will be checked after each transfer by the application, user shall check **isTransferOk** variable to see if the transmissions are successful.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
FLEXIO SDA ( <b>PTD0</b> )	J1.1 - J6.1	J9.29 - J12.31
FLEXIO SCL ( <b>PTA11</b> )	J1.3 - J1.2	J9.30 - J9.22
LPI2C SDA ( <b>PTA2</b> )	J1.1 - J6.1	J9.29 - J12.31
LPI2C SCL ( <b>PTA3</b> )	J1.3 - J1.2	J9.30 - J9.22

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flexio\_i2c\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_i2c\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexio_i2c_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flexio_i2c_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flexio_i2c_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flexio_i2c_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.7 FLEXIO I2S

Example application showing FlexIO I2S driver usage

##### Application description

The purpose of this demo application is to show you the usage of the FlexIO I2S driver found on the S32K144 SoC using S32 SDK API.

The application uses FlexIO I2S driver to make a data transfer of a defined size. The slave device for this example is a second FlexIO I2S driver using the same FlexIO instance, which is configured to act as a bus slave. The slave and master buffers will be checked after each transfer by the application, RED or GREEN led will be lit depending on the check result.

The MASTER I2S driver is configured to use DMA for transfers.

Data size is configured by TRANSFER\_SIZE define, by default is configured to be 2 KB.

#### Note

Since the driver is configured to transfer 32 bit frames the data size must be modulo 4.

##### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
FLEXIO_MASTER SCK (PTA0)	J5.5 - J6.19	J9.31 - J9.23
FLEXIO_MASTER WS (PTA1)	J5.7 - J6.17	J9.30 - J9.24
FLEXIO_MASTER TX (PTD0)	J6.1 - J1.3	J12.31 - J9.30
FLEXIO_MASTER RX (PTA11)	J1.2 - J1.1	J9.22 - J9.31
FLEXIO_SLAVE SCK (PTA8)	J5.5 - J6.19	J9.31 - J9.23
FLEXIO_SLAVE WS (PTA9)	J5.7 - J6.17	J9.30 - J9.24
FLEXIO_SLAVE TX (PTA2)	J2.6 - J1.3	J9.22 - J9.30
FLEXIO_SLAVE RX (PTA3)	J1.2 - J1.1	J12.31 - J9.31

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flexio\_i2s\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_i2s\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>flexio_i2s_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>flexio_i2s_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>flexio_i2s_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>flexio_i2s_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

**Note**

For more detailed information related to S32 Design Studio usage please consult the available documentation.

**11.4.8 FLEXIO SPI**

Example application showing FlexIO SPI driver usage

**Application description**

The purpose of this demo application is to show you the usage of the FlexIO SPI driver found on the S32K144 SoC using S32 SDK API.

The application uses FlexIO SPI driver to make a data transfer of a defined size. The slave device for this example is a second FlexIO SPI driver using the same FlexIO instance, which is configured to act as a bus slave. The slave and master buffers will be checked after each transfer by the application, user shall check **isTransferOk** variable to see if the transmissions are successful.

**Prerequisites**

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

**Boards supported**

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

**Hardware Wiring**

The following connections must be done to for this example application to work:

<b>PIN FUNCTION</b>	<b>S32K144EVB-Q100</b>	<b>S32K144-MB</b>
FLEXIO_MASTER SS ( <b>PTA1</b> )	J5.5 - J6.19	J9.32 - J9.24
FLEXIO_MASTER SCK ( <b>PTA0</b> )	J5.7 - J6.17	J9.31 - J9.23
FLEXIO_MASTER MOSI ( <b>PTD0</b> )	J2.6 - J1.1	J12.31 - J9.32
FLEXIO_MASTER MISO ( <b>PTA11</b> )	J1.2 - J1.3	J9.22 - J9.30
FLEXIO_MASTER SS ( <b>PTA2</b> )	J5.5 - J6.19	J9.32 - J9.24
FLEXIO_MASTER SCK ( <b>PTA3</b> )	J5.7 - J6.17	J9.31 - J9.23
FLEXIO_MASTER MOSI ( <b>PTA8</b> )	J2.6 - J1.1	J12.31 - J9.32
FLEXIO_MASTER MISO ( <b>PTA9</b> )	J1.2 - J1.3	J9.22 - J9.30

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flexio\_spi\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_spi\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexio_spi_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flexio_spi_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flexio_spi_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flexio_spi_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

## 11.4.9 FLEXIO UART

Example application showing FlexIO UART driver usage

### Application description

The purpose of this demo application is to show you the usage of the FlexIO UART driver found on the S32K144 SoC using S32 SDK API.

Two instances of the FlexIO UART driver are used to echo the data received from host.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board

- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
FLEXIO_UART RX (PTA11)	J1.2 - J4.4	J9.22 - J20.5
FLEXIO_UART TX (PTA0)	J5.7 - J4.2	J9.31 - J20.2

#### Note

The application uses on board USB - UART chips to transfer data from board to host PC

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **flexio\_uart\_s32k144**. Then click on **Finish**.  
The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_uart\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**  
Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexio_uart_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers

<b>flexio_uart_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>flexio_uart_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>flexio_uart_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

#### 11.4.10 LPI2C MASTER

Driver example that will show the LPI2C Master functionality

#### Application description

The purpose of this demo application is to show you the usage of the LPI2C module available on the S32K144 MCU as a **master** using S32 SDK.

- The application uses S32 SDK API to initialize the LPI2C module as a master node and in Fast operation speed after configuring the clocks and pins needed to use the I2C. The example sends to requests to a slave, found at the configured address, the first being a TX request, while the other being a RX request.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 3 Dupont cables (male to male or female to female depending on the boards)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPI2C SCL (PTA3)	J1-3 - Slave SCL	J9-30 - Slave SCL
LPI2C SDA (PTA2)	J1-1 - Slave SDA	J9-29 - Slave SDA
GND (GND)	J3-11 - Slave GND	J6 - Slave GND

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lpi2c\_master\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpi2c\_master\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpi2c_master_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpi2c_master_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpi2c_master_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpi2c_master_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.11 LPI2C SLAVE

Driver example that will show the LPI2C Slave functionality

#### Application description

The purpose of this demo application is to show you the usage of the LPI2C module available on the S32K144 MCU as a **slave** using S32 SDK.

- The application uses S32 SDK API to initialize the LPI2C module as a slave node and in Fast operation speed after configuring the clocks and pins needed to use the I2C. example uses the LPI2C callback to respond to requests such as:

- data receive
- data transmit
- buffer full or empty.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 3 Dupont cables (male to male or female to female depending on the boards)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPI2C SCL (PTA3)	J1-3 - Master SCL	J9-30 - Master SCL
LPI2C SDA (PTA2)	J1-1 - Master SDA	J9-29 - Master SDA
GND (GND)	J3-11 - Master GND	J6 - Master GND

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lpi2c\_slave\_s32k144**. Then click on **Finish**. The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpi2c\_slave\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**. Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>Ipi2c_slave_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>Ipi2c_slave_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>Ipi2c_slave_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>Ipi2c_slave_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.12 LPSPI Transfer

Driver example that will show the LPSPI Master and Slave functionalities

#### Application description

The purpose of this application is to show the user how to use the Low Power Serial Peripheral Interface on the S32K144 using the S32 SDK API.

- The application uses two on board instances of LPSPI, one in master configuration and the other one is slave to communicate data via the SPI bus. Data will be gathered periodically from the ADC input and will be sent to the master device which transforms it into a PWM signal.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 4(6) Dupont male to male cables
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPSPi0 CS (PTB0)	J4.5 - J1.14	J10.31 - J12.30
LPSPi0 SCK (PTB2)	J2.11 - J6.1	J10.29 - J12.31
LPSPi0 MOSI (PTE1)	J5.14 - J6.3	J13.32 - J12.29
LPSPi0 MISO (PTB4)	J2.7 - J6.2	J10.27 - J12.32
LPSPi1 CS (PTD3)	J4.5 - J1.14	J10.31 - J12.30
LPSPi1 SCK (PTD0)	J2.11 - J6.1	J10.29 - J12.31
LPSPi1 MOSI (PTD2)	J5.14 - J6.3	J13.32 - J12.29
LPSPi1 MISO (PTD1)	J2.7 - J6.2	J10.27 - J12.32
FTM0 Out Channel 0 (PTC0)	J4.11 - J2.2	J11.31 - J11.31
ADC0 Input 12 (PTC14)	POT - wired on the board	J21.1 - J11.18

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lpspi\_transfer\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpspi\_transfer\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpspi_transfer_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpspi_transfer_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpspi_transfer_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpspi_transfer_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.13 LPUART Echo

Example application using the LPUART driver

## Application description

The purpose of this demo application is to show you how to use the Low Power UART from the S32K144 CPU using the S32 SDK API.

## Prerequisites

To run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPUART1 TX (PTC7)	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX (PTC6)	UART_RX - wired on the board	J11.25 - J20.5

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lpuart\_echo\_s32k144**. Then click on **Finish**.

The project should now be copied into your current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project (**lpuart\_echo\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**.

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpuart_echo_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpuart_echo_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpuart_echo_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpuart_echo_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

#### 11.4.14 SBC\_UJA1169

Example application using the SBC\_UJA1169 driver

#### Application description

The purpose of this demo application is to show you how to use Power modes of SBC\_UJA1169

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPSP11 CS (PTD3)	J4.5 - J1.14	J10.31 - J12.30
LPSP11 SCK (PTD0)	J2.11 - J6.1	J10.29 - J12.31
LPSP11 MOSI (PTD2)	J5.14 - J6.3	J13.32 - J12.29
LPSP11 MISO (PTD1)	J2.7 - J6.2	J10.27 - J12.32

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **S32K144\_SBC\_Uja1169**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**S32K144\_SBC\_Uja1169**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>S32K144_SBC_Uja1169 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>S32K144_SBC_Uja1169 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>S32K144_SBC_Uja1169 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>S32K144_SBC_Uja1169 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

Test require correct factory settings for example. FNMC bit must be disabled, SBC\_UJA\_SBC\_SDMC\_DIS must be disabled and slpc must be allowed.

##### 11.4.14.1 System Driver Examples

Applications that show the user how to initialize the communication peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [CRC Checksum](#)
- [CSEc key configuration](#)
- [eDMA Transfer](#)
- [EWM Interrupt](#)
- [FLASH Partitioning](#)
- [MPU Memory Protection](#)
- [Power Mode Switch](#)
- [WDOG Interrupt](#)

#### 11.4.15 CRC Checksum

Example application showing the usage of the CRC module

##### Application description

The purpose of this demo application is to show you how to use the Cyclic Redundancy Check of the S32K144 MCU with this SDK.

The CRC is configured to generate two configurations for CCITT standard and KERMIT standard.

##### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

##### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

##### Hardware Wiring

No connections are required for this example.

How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **crc\_checksum\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**crc\_checksum\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>crc_checksum_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>crc_checksum_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>crc_checksum_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>crc_checksum_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

The CRC module in S32K platform supports both big endian and little endian in source data.

#### 11.4.16 CSEc key configuration

Basic application that presents basic usecases for the CSEc driver

#### Note

**This example works only for CSEc enabled parts.** SIM\_SDID indicates whether CSEc is available on your device.

**The first time when running the example on the board, or after a key erase, this example should be ran from RAM.**

**The user keys are non-volatile.** Once the key was loaded, in order to update it, the counter should be increased.

**After the user key was loaded using this example, any further full erase of the Flash requires a Challenge-Authentication process.** This can be done by setting the ERASE\_ALL\_KEYS macro to 1.

## Application description

The purpose of this demo application is to show the user how to use the Cryptographic Services Engine module from the S32K144 MCU with the S32 SDK API.

The implementation demonstrates the following:

- the enablement of the CSEc module, by showing how the Flash should be partitioned (using the Flash driver);
- configuring the MASTER\_ECU key;
- configuring the first user key, using the MASTER\_ECU key as an authorization;
- using the user key for an encryption. In order to update the user key after they were configured using the example the user should increase the counter used for loading the key. Erasing all the configured keys (including the MASTER\_ECU key) can be done by changing the value of the ERASE\_ALL\_KEYS macro to 1. This will place the part back into factory status (the partition command will need to be run again). Please note that when the Flash is partitioned (the first time running the example on the board, or after a key erase), the example should not be run from Flash (please use the RAM configuration).

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **csec\_keyconfig\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**csec\_keyconfig\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
csec_keyconfig_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
csec_keyconfig_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
csec_keyconfig_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
csec_keyconfig_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.17 eDMA Transfer

Example application showing a subset of the eDMA functionalities

#### Application description

The purpose of this driver example is to show you how to use the eDMA in the following transfer scenarios for the S32K144 MCU with the S32 SDK API.

- Single block memory-to-memory transfer
- Loop memory-to-memory transfer
- Scatter/gather memory-to-memory transfer
- Memory-to-peripheral transfer
- Peripheral-to-memory transfer

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPUART1 TX (PTC7)	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX (PTC6)	UART_RX - wired on the board	J11.25 - J20.5

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **edma\_transfer\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**edma\_transfer\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>edma_transfer_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>edma_transfer_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>edma_transfer_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>edma_transfer_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

### 11.4.18 EWM Interrupt

Driver example that shows the user how to use the External Watchdog Monitor

#### Application description

The purpose of this driver application is to show the user how to use the EWM from the S32K144 using the S32 SDK API.

The examples uses the SysTick timer from the ARM core to refresh the EWM counter for 30 times. Within this interval the user can press the button associated with the EWM input pin to assert the interrupt and output pin.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
EWM INPUT (PTA3)	J1.3 - J2.10	J9.30 - J11.19
EWM OUTPUT (PTA2)	J1.1 - J2.4	J9.29 - J11.30

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **ewm\_interrupt\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ewm\_interrupt\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ewm_interrupt_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>ewm_interrupt_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ewm_interrupt_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ewm_interrupt_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.4.19 FLASH Partitioning

Example application which shows the basic operations of the FLASH driver

#### Application description

The purpose of this demo application is to show you the usage of the FLASH driver with the S32 SDK API.

The examples does the following operations:

- Erases flash
- Partitions the flash
- Configures FlexNVM region as EEPROM

#### Note

The FlexNVM memory is partitioned to EEPROM use and is blocked for some erase commands (Erase Sector and Erase Block). As a consequence, loading the program to flash memory may fail on some debuggers. Please perform a mass erase operation on Flash to remove this partitioning after running the example to be able to update your application on target.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

No connections are required for this example.

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flash\_partitioning\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flash\_partitioning\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flash_partitioning_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flash_partitioning_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flash_partitioning_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flash_partitioning_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.20 MPU Memory Protection

Example application that shows how to use the MPU module

## Application description

The purpose of this demo application is to show you how to use the Memory Protection Unit of the S32K144 MCU with this SDK.

In this example, MPU regions are configured to have access rights as following:

Region	Core	Debugger	DMA	Address
1	rxw	rxw	rxw	0x00000000 - 0x0007FEFF
2	-w-	rxw	rxw	0x0007FF00 - 0x0007FF1F
3	rxw	rxw	rxw	0x0007FF20 - 0xFFFFFFFF

Run the example

1. After reset, GREEN LED of FRDM board always toggles indicating that read to flash location 0x0007FF04 is permitted
2. Press SW2 to initialize MPU protection, and core has no read access to memory region from 0x0007FF00 to 0x0007FF1F.
3. RED LED on indicates there is violated read access. The program is stopped hardware fault exception handler after get detail error access information.

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **mpu\_memory\_↔ protection\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

## 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**mpu\_memory\_protection\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**. Wait for the code generation to be completed before continuing to the next step.

## 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

## 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>mpu_memory_protection_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>mpu_memory_protection_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>mpu_memory_protection_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>mpu_memory_protection_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### Notes

- Please note that this example runs only on **Flash** configuration

### 11.4.21 Power Mode Switch

Example application demonstrating S32K144 power modes

#### Application description

The purpose of the application is to show the user how to enter various power modes of the S32K144 SoC using the S32 SDK API.

The application displays on the host PC terminal a menu in which the user can select to enter:

- High Speed Run (HSRUN)
- Normal Run (RUN)
- Very Low Power Run (VLPR)
- STOP (STOP)
- STOP mode 1 (STOP1)
- STOP mode 2 (STOP2)

- Very Low Power Stop (VLPS)

The CPU can be woken up from sleep modes by pressing BTN1 (PTC13).

### Prerequisites

To run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
LPUART1 TX (PTC7)	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX (PTC6)	UART_RX - wired on the board	J11.25 - J20.5
BUTTON (PTC13)	BTN1 - wired on the board	SW4 - wired on the board

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **power\_mode\_switch\_↔s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**power\_mode\_switch\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Building the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
power_mode_switch_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
power_mode_switch_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
power_mode_switch_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
power_mode_switch_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

#### 11.4.22 WDOG Interrupt

Example application that will show the usage of the Watchdog

##### Application description

The purpose of this driver application is to show the user how to use the WDOG from the S32K144 using the S32 SDK API.

The examples uses the SysTick timer from the ARM core to refresh the WDOG counter for 8 times. After this the Watchdog counter will expire and the CPU will be reset. If the FLASH configuration will be used, then the code will use the Reset Control Module to detect if the reset was caused by the Watchdog and will stop the execution of the program.

##### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **wdog\_interrupt\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**wdog\_interrupt\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>wdog_interrupt_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>wdog_interrupt_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>wdog_interrupt_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>wdog_interrupt_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

**Note**

For more detailed information related to S32 Design Studio usage please consult the available documentation.

**11.4.22.1 Timer Driver Examples**

Applications that show the user how to initialize the communication peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [FTM Combined PWM](#)
  
- [FTM Periodic Interrupt](#)
  
- [FTM PWM](#)
  
- [FTM Signal Measurement](#)
  
- [LPIT Periodic Interrupt](#)
  
- [LPTMR Periodic Interrupt](#)
  
- [LPTMR Pulse Counter](#)
  
- [PDB Periodic Interrupt](#)
  
- [RTC Alarm](#)

**11.4.23 FTM Combined PWM**

Example application showing the FTM's combined PWM functionality

**Application description**

The purpose of this demo application is to show you the usage of the Combined PWM mode of the FlexTimer module found on the S32K144 using S32 SDK API.

**Prerequisites**

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
FTM0 Channel 0 (PTD15)	RGB_RED - wired on the board	J12.18 - J11.31
FTM0 Channel 1 (PTD16)	RGB_GREEN - wired on the board	J12.17 - J11.32

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **ftm\_combined\_pwm\_↔s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ftm\_combined\_pwm\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ftm_combined_pwm_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>ftm_combined_pwm_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ftm_combined_pwm_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ftm_combined_pwm_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

## Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.4.24 FTM Periodic Interrupt

Example application showing the FTM's Timer functionality

#### Application description

The purpose of this demo application is to show you the usage of the FlexTimer's Timer functionality from the S32K144 CPU using the S32 SDK API.

- The application configures FTM0 to generate an interrupt every 1 second. The interrupt will toggle the configured LED.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
GPIO PIN ( <b>PTD15</b> )	RGB_RED - wired on the board	J11.31 - J12.18

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **ftm\_periodic\_interrupt\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ftm\_periodic\_interrupt\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**  
Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button ( Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
ftm_periodic_interrupt_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
ftm_periodic_interrupt_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
ftm_periodic_interrupt_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
ftm_periodic_interrupt_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.25 FTM PWM

Example application showing the FTM's PWM functionality

#### Application description

The purpose of this demo application is to show you the usage of the PWM mode of the FlexTimer module found on the S32K144 using S32 SDK API.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
FTM0 Channel 0 (PTD15)	RGB_RED - wired on the board	J11.31 - J12.18

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **FTM\_CombinedPWM\_↔ Example**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ftm\_pwm\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ftm_pwm_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>ftm_pwm_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ftm_pwm_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ftm_pwm_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

## 11.4.26 FTM Signal Measurement

Example application showing the FTM's Signal Measurement functionality

### Application description

The purpose of this demo application is to show you the usage of the FlexTimer's Signal Measurement functionality from the S32K144 CPU using the S32 SDK API.

- The application is configured to generate a PWM signal with a variable frequency which will be measured another FTM instance. The measurement result will be sent to the host PC via LPUART.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Dupont cable (type depending on the board header type)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
FTM0 Out Channel 0 ( <b>PTC0</b> )	J3.11 - J2.11	J11.31 - J10.29
FTM1 Input Channel 0 ( <b>PTB2</b> )	J3.11 - J2.11	J11.31 - J10.29
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **ftm\_signal\_measurement\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ftm\_signal\_measurement\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ftm_signal_measurement_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers

<b>ftm_signal_measurement_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ftm_signal_measurement_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ftm_signal_measurement_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

#### 11.4.27 LPIT Periodic Interrupt

Driver example that will show the LPIT functionality

#### Application description

The purpose of this demo application is to show you how to use the Low Power Interrupt Timer from the S32K144 using the S32 SDK API.

- The example is configured to trigger an interrupt every second, which toggles a LED.

#### See also

For other LPIT usage scenario check: `ADC_LOW_POWER_group`

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
GPIO PIN (PTD15)	RGB_RED - wired on the board	J11.31 - J12.18

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **lpit\_periodic\_interrupt\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpit\_periodic\_interrupt\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpit_periodic_interrupt_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpit_periodic_interrupt_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpit_periodic_interrupt_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpit_periodic_interrupt_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.28 LPTMR Periodic Interrupt

Example application that shows the LPTMR's Timer feature

## Application description

The purpose of this demo application is to show you how to use the LPTMR's Timer functionality from the S32K144 using the S32 SDK API.

- The LPTMR is configured to generate a periodic interrupt at 1 seconds which toggles a LED.

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 1 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
GPIO PIN (PTD15)	RGB_RED - wired on the board	J12.18 - J11.31

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **lptmr\_periodic\_interrupt\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lptmr\_periodic\_interrupt\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
Iptmr_periodic_interrupt_s32k144 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
Iptmr_periodic_interrupt_s32k144 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
Iptmr_periodic_interrupt_s32k144 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
Iptmr_periodic_interrupt_s32k144 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.4.29 LPTMR Pulse Counter

Example application that shows the LPTMR's Pulse Counting feature

#### Application description

The purpose of this demo application is to show you how to use the Low Power Timer's Pulse Counter functionality from the S32K144 using the S32 SDK API.

- The example is configured to trigger an interrupt after three pulses, sourced from one of the board's buttons.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1(2) Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
GPIO PIN (PTD15)	RGB_RED - wired on the board	J12.18 - J11.31
BUTTON (PTC12)	J2.17 - J2.10	J13.22 - J11.19

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lptmr\_pulse\_counter\_↔s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lptmr\_pulse\_counter\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lptmr_pulse_counter_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lptmr_pulse_counter_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lptmr_pulse_counter_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lptmr_pulse_counter_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

## Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

## 11.4.30 PDB Periodic Interrupt

Driver example using PDB

### Application description

The purpose of this demo application is to show you how to use the Programmable Delay Block from the S32K144 using the S32 SDK API.

The PDB is configured to generate a periodic interrupt which toggles a LED.

**See also**

adc\_hwtrigger\_group

**Prerequisites**

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

**Boards supported**

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

**Hardware Wiring**

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
GPIO Pin ( <b>PTD15</b> )	RGB_RED - wired on the board	J11.31 - J12.18

**How to run****1. Importing the project into the workspace**

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **pdb\_periodic\_interrupt\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

**2. Generating the Processor Expert configuration**

First go to **Project Explorer** View in S32 DS and select the current project(**pdb\_periodic\_interrupt\_s32k144**).

Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

**3. Building the project**

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

**4. Running the project**

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
--------------------	-------------

<b>pdb_periodic_interrupt_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>pdb_periodic_interrupt_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>pdb_periodic_interrupt_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>pdb_periodic_interrupt_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.4.31 RTC Alarm

Example application showing basic use cases for the RTC module

#### Application description

The purpose of this demo application is to show you how to use the Real Time Clock module from the S32K144 MCU with the S32 SDK API.

The RTC is configured to generate an interrupt every 1 second(LED1). If the alarm button is pressed an alarm interrupt toggles the alarm led(LED2) after 5 seconds.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K144 board
- 1 Power Adapter 12V
- 3 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K144EVB-Q100
- S32K144-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K144EVB-Q100	S32K144-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BUTTON (PTC12)	BTN2 - wired on the board	SW7 - wired on the board

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **rtc\_alarm\_s32k144**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**rtc\_alarm\_s32k144**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>rtc_alarm_s32k144 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>rtc_alarm_s32k144 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>rtc_alarm_s32k144 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>rtc_alarm_s32k144 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

If the example doesn't work, please Flash the Debug\_FLASH configuration and enforce a power on reset of the board. This is caused by the fact that the register which configures the RTC clock source is can only be written once.

## 11.5 S32K148 Examples

Demo applications and driver examples for S32K148

Examples for S32K148 are separated into two groups:

- [Demo Applications](#)
- [Driver Examples](#)

### 11.5.1 Demo Applications

Applications that show more advanced use cases

Available demo applications:

*Click on one of the project to see the corresponding documentation*

- [ADC Low Power](#)
- [AMMCLib](#)
- [FlexCAN Encrypted](#)
- [FreeMASTER](#)
- [FreeRTOS](#)
- [Hello World](#)
- [Hello World - IAR Embedded Workbench](#)
- [Hello World - Makefile](#)
- [LIN MASTER](#)
- [LIN SLAVE](#)
- [Structural Core Self Test Example](#)

#### 11.5.1.1 ADC Low Power

Demonstrates ADC trigger scheme using TRGMUX and LPIT, switches the power mode to stop and sends data using LPUART and DMA

#### Application description

The purpose of this demo application is to show you the usage of a subset of the peripherals found on the S32K148 SoC.

- The application uses LPIT to trigger ADC conversions every 100ms via TRGMUX with the CPU in sleep mode. The ADC is using Hardware Compare feature to validate a conversion only if the value is greater than half of the reference voltage, in this case  $VDD/2$ . This way the CPU is woken up from sleep mode only if the condition is met.
- When the conversion is complete the data is transformed into a bar graph and it is sent via LPUART using DMA memory to peripheral transfer to the host PC. This way, the CPU can be put into a low power mode to reduce the energy used.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **adc\_low\_power\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**adc\_low\_power\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>adc_low_power_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers

<b>adc_low_power_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>adc_low_power_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>adc_low_power_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

#### 11.5.1.2 AMMCLib

Provides an example of integration of AMMCLib and S32 SDK

#### Application description

The purpose of this demo application is to show you how to integrate the S32 SDK with AMMCLib.

- The application uses LPTMR to generate samples of a sinusoidal signal using trigonometric functions from the AMMCLib. Calculated signal samples are then scaled to be in the range of the FTM PWM duty cycle and are used to change the intensity of the RGB leds.

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from USB)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION | S32K148EVB-Q100 | S32K148-MB

-----|-----|----- FTM0 Channel 0 (**PTD15**) |RGB\_RED - wired on the board | J12.18 - J11.31  
 FTM0 Channel 1 (**PTD16**) |RGB\_GREEN - wired on the board | J12.17 - J11.32 FTM0 Channel 2 (**PTD0**) |RGB←  
 \_BLUE - wired on the board | J12.31 - J11.30

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **ammclib\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ammclib\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ammclib_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>ammclib_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ammclib_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ammclib_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

## Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.1.3 FlexCAN Encrypted

Demo application showing the FlexCAN functionalities

**Note**

**If running the encrypted communication:** The encryption uses the first non-volatile user key, which needs to be configured by running the **CSEc Key Configuration** in the driver examples folder.

**Encrypted communication works only for CSEc enabled parts.** SIM\_SDID indicates whether CSEc is available on your device.

**If one of the user keys was loaded using the CSEc Key Configuration, any further full erase of the Flash requires a Challenge-Authentication process.** This can be done by running the CSEc Key Configuration example again and setting the ERASE\_ALL\_KEYS macro to 1.

**Application description**

The purpose of this demo application is to show you the usage of the FlexCAN module configured to use Flexible Data Rate and the CSEc module from the S32K148 CPU using the S32 SDK API.

- In the first part, the application will setup the board clocks, pins and other system functions such as SBC if the board uses this module as a CAN transceiver.
- Then it will configure the FlexCAN module features such as FD, Btrrate and Message buffers
- The application will wait for frames to be received on the configured message buffer or for an event raised by pressing one of the two buttons which will trigger a frame send to the recipient.
- The frames are sent in plain text by default, but the encrypted mode can be enabled by holding one of the buttons pressed and pressing the other.

**Prerequisites**

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 3 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

**Boards supported**

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

**Hardware Wiring**

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
CAN HIGH (*)	CAN HIGH - J13.1	CAN HIGH - J60.2
CAN LOW (*)	CAN LOW - J13.2	CAN LOW - J60.3

BUTTON 2 (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board
BUTTON 1 (PTC12)	BTN0 - wired on the board	BTN2 - wired on the board
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
GND (GND)	J3-11 - Slave GND	J6 - Slave GND

(\*) Those lines must be modulated using a transceiver, if it is not specified the boards already include the CAN transceiver

How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **flexcan\_encrypted\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexcan\_encrypted\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexcan_encrypted_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flexcan_encrypted_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flexcan_encrypted_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flexcan_encrypted_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.1.4 FreeMASTER

Example application showing FreeMASTER Serial Communication usage

#### Application description

The purpose of this demo application is to show you how to use the FreeMASTER serial communication using S32K148 on OpenSDA with this SDK.

This demo uses the FreeMASTER Run-Time Debugging Tool to visualise ADC conversions and allows the user to monitor the ADC sampling rate for different ADC configurations (ADC sampling time and resolution can be controlled through FreeMASTER Application Commands).

The ADC is configured to perform continuous conversions and generate an interrupt after each conversion. The LPTMR is configured to generate a periodic interrupt at 10 ms which reads the number of ADC conversions.

### Prerequisites

To run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 1 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- FreeMASTER host application

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **freemaster\_s32k148**. Then click on **Finish**.

The project should now be copied into your current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project (**freemaster\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**.

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
freemaster_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
freemaster_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
freemaster_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
freemaster_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

- Open the FreeMASTER project and set the communication parameters: Go to Project/Options/Comm, choose Direct RS232 and set the port and speed.
- Go to Project/Options/MAP Files and select the \*.elf file of your project and set file format to ELF/DWARF.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

FreeMASTER host application can be downloaded from NXP's website. FreeMASTER Serial Communication is included into the project (V2.0).

#### 11.5.1.5 FreeRTOS

Demo application showing the integration of FreeRTOS and S32 SDK

#### Application description

The purpose of this demo application is to show you how to use the FreeRTOS with the S32 SDK for the S32K148 MCU.

This project defines a very simple demo that creates two tasks, one queue, and one timer. It also demonstrates how Cortex-M4 interrupts can interact with FreeRTOS tasks/timers.

This simple demo project runs 'stand alone' (without the rest of the tower system) on the Freedom Board or Validation Board, which is populated with a S32K148 Cortex-M4 microcontroller.

The idle hook function: The idle hook function demonstrates how to query the amount of FreeRTOS heap space that is remaining (see `vApplicationIdleHook()` defined in this file).

The main() Function: `main()` creates one software timer, one queue, and two tasks. It then starts the scheduler.

The Queue Send Task: The queue send task is implemented by the `prvQueueSendTask()` function in this file. `prvQueueSendTask()` sits in a loop that causes it to repeatedly block for 200 milliseconds, before sending the value 100 to the queue that was created within `main()`. Once the value is sent, the task loops back around to block for another 200 milliseconds.

The Queue Receive Task: The queue receive task is implemented by the `prvQueueReceiveTask()` function in this file. `prvQueueReceiveTask()` sits in a loop that causes it to repeatedly attempt to read data from the queue that was created within `main()`. When data is received, the task checks the value of the data, and if the value equals the expected 100, toggles the green LED. The 'block time' parameter passed to the queue receive function specifies that the task should be held in the Blocked state indefinitely to wait for data to be available on the queue. The queue receive task will only leave the Blocked state when the queue send task writes to the queue. As the queue send task writes to the queue every 200 milliseconds, the queue receive task leaves the Blocked state every 200 milliseconds, and therefore toggles the blue LED every 200 milliseconds.

The LED Software Timer and the Button Interrupt: The user button BTN1 is configured to generate an interrupt each time it is pressed. The interrupt service routine switches the red LED on, and resets the LED software timer. The LED timer has a 5000 millisecond (5 second) period, and uses a callback function that is defined to just turn the LED off again. Therefore, pressing the user button will turn the LED on, and the LED will remain on until a full five seconds pass without the button being pressed.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BTN (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **freertos\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**freertos\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
freertos_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
freertos_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
freertos_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
freertos_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.1.6 Hello World

Basic application that presents the project scenarios for S32 SDK

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K148 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31

GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
-------------------	--------------------------------	-----------------

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **hello\_world\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**hello\_world\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
hello_world_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
hello_world_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
hello_world_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
hello_world_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.1.7 Hello World - IAR Embedded Workbench

Basic application that presents the project scenarios for S32 SDK and integration with IAR Embedded Workbench IDE

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K148 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

#### Note

For information about how to run IAR projects please refer to [Usage](#)

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

### 11.5.1.8 Hello World - Makefile

Basic application that presents the project scenarios for S32 SDK using makefiles for various compilers

#### Application description

The purpose of this demo is to provide the user with an out-of-the box example application for S32K148 platform, using S32 SDK. The demo uses hardware abstraction layer primitives for PCC and PORT modules in order to toggle two LEDs alternatively.

There are five projects delivered with this package:

- Makefile project (GCC compiler)
- Makefile project (GHS compiler)
- Makefile project (IAR compiler)
- Makefile project (CSMC compiler)
- Makefile project (DCC compiler)

#### Note

For information about how to run the makefile please refer to [Usage](#)

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

#### 11.5.1.9 LIN MASTER

Example that shows the usage of the LIN stack in master mode

### Application description

This example demonstrates the LIN communication between S32K148 EVB Master and Slave using unconditional frames.

- The Master SeatECU is in NormalTable schedule table and it uses the LIN frame Motor1State\_Cycl to receive temperature signal Motor1Temp from Slave Motor1 and send selection signal Motor1Selection to Slave Motor1 by frame Motor1Control.
- If value of temperature signal is higher than MOTOR1\_OVER\_TEMP value, Master SeatECU will send STOP command through Motor1Selection signal to stop motor.
- If value of temperature signal is in range from MOTOR1\_MAX\_TEMP value to MOTOR1\_OVER\_TEMP value, master SeatECU will send DECREASE MOTOR SPEED command through Motor1Selection signal to reduce motor speed.
- If value of temperature signal is lower than MOTOR1\_MAX\_TEMP value, master will send INCREASE MOTOR SPEED command through Motor1Selection signal to increase motor speed.
- When users press button SW2 on the Master board, the Master SeatECU switches its schedule table to go-to-sleep table. So the Slave and Master enter sleep mode, RGB LEDs are off.
- When LIN cluster is in sleep mode, users press button SW3 on the Master board, the Master board sends a wakeup signal to wakeup slave nodes, then switches its table to NormalTable.

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
BUTTON 2 (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board
BUTTON 1 (PTC12)	BTN0 - wired on the board	BTN2 - wired on the board
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BLUE_LED (PTD16)	RGB_GREEN - wired on the board	J12.31 - J11.29
GND (GND)	J3-11 - Slave GND	J6 - Slave GND
LIN (*)	J11-1 - Slave LIN	J48.4 - Slave LIN

(\*) Those lines must be modulated using a transceiver, if it is not specified the boards already include the LIN transceiver

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lin\_master\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lin\_master\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
lin_master_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
lin_master_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
lin_master_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
lin_master_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.1.10 LIN SLAVE

Example that shows the usage of the LIN stack in slave mode

#### Application description

This example demonstrates the LIN communication between S32K148 EVB Master and Slave using unconditional frames.

- The Master SeatECU is in NormalTable schedule table and it uses the LIN frame Motor1State\_Cycl to receive temperature signal Motor1Temp from Slave Motor1 and send selection signal Motor1Selection to Slave Motor1 by frame Motor1Control.
- If value of temperature signal is higher than MOTOR1\_OVER\_TEMP value, Master SeatECU will send STOP command through Motor1Selection signal to stop motor.
- If value of temperature signal is in range from MOTOR1\_MAX\_TEMP value to MOTOR1\_OVER\_TEMP value, master SeatECU will send DECREASE MOTOR SPEED command through Motor1Selection signal to reduce motor speed.
- If value of temperature signal is lower than MOTOR1\_MAX\_TEMP value, master will send INCREASE MOTOR SPEED command through Motor1Selection signal to increase motor speed.
- When users press button SW2 on the Master board, the Master SeatECU switches its schedule table to go-to-sleep table. So the Slave and Master enter sleep mode, RGB LEDS are off.
- When LIN cluster is in sleep mode, users press button SW3 on the Master board, the Master board sends a wakeup signal to wakeup slave nodes, then switches its table to NormalTable.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
BUTTON 2 (PTC13)	BTN1 - wired on the board	BTN3 - wired on the board
BUTTON 1 (PTC12)	BTN0 - wired on the board	BTN2 - wired on the board
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BLUE_LED (PTD16)	RGB_GREEN - wired on the board	J12.31 - J11.29
GND (GND)	J3-11 - Master GND	J6 - Master GND
LIN (*)	J11-1 - Master LIN	J48.4 - Master LIN

(\*) Those lines must be modulated using a transceiver, if it is not specified the boards already include the LIN transceiver

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **lin\_slave\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lin\_slave\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
lin_slave_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
lin_slave_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
lin_slave_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers

<b>lin_slave_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers
--	---

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.1.11 Structural Core Self Test Example

Basic application that presents the project scenarios for S32 SDK

#### Application description

The purpose of this demo application is to show you how to integrate the S32 SDK with sCST.

- The application will run the core self tests from the Structural Core Self Test library and will report the result using the user leds.
- Please consult the sCST manual for more information about the library.

#### Note

This application uses a modified version of the linker file which defines the section used by the library. As a consequence, the application will only run in flash.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- Debug probe (JLink, PEMicro, OpenSDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31

GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
-------------------	--------------------------------	-----------------

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **scst\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**scst\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be two debug configurations for this project:

Configuration Name	Description
scst_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
scst_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.2 Driver Examples

Applications that show the user how to initialize the peripherals for the basic use cases

There are currently examples for the following categories:

*Click on one of the categories to see the available projects*

- [Analog Driver Examples](#)
- [Communication Driver Examples](#)
- [System Driver Examples](#)
- [Timer Driver Examples](#)

#### 11.5.2.1 Analog Driver Examples

Applications that show the user how to initialize the analog peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [ADC Hardware Trigger](#)
- [ADC Software Trigger](#)
- [CMP DAC](#)

### 11.5.3 ADC Hardware Trigger

How to trigger the ADC by hardware

#### Application description

The purpose of this demo application is to show you the usage of the ADC module triggered in hardware by the Programmable Delay Block from the S32K148 CPU using the S32 SDK API.

- The application uses PDB to trigger ADC conversions every 1s.
- When the conversion is complete the data is sent to the host PC using LPUART.

#### See also

[PDB\\_Example\\_group](#)

For alternate ADC Hardware triggering scheme see [ADC\\_LOW\\_POWER\\_group](#)

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPUART1 TX (PTC7)	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX (PTC6)	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 (PTC14)	POT - wired on the board	J21.1 - J11.18

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **adc\_hwtrigger\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**adc\_hwtrigger\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>adc_hwtrigger_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>adc_hwtrigger_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>adc_hwtrigger_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>adc_hwtrigger_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

## Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

## Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

### 11.5.4 ADC Software Trigger

How to trigger ADC by software

#### Application description

The purpose of this demo application is to show you the usage of the ADC module triggered by software from the S32K148 CPU using the S32 SDK API.

- The application uses software to trigger ADC conversions every 1s.
- When the conversion is complete the data is sent to the host PC using LPUART.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **adc\_swtrigger\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**adc\_swtrigger\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
adc_swtrigger_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
adc_swtrigger_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
adc_swtrigger_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
adc_swtrigger_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

### 11.5.5 CMP DAC

Driver examples showing the basic usage scenario of the CMP

#### Application description

The purpose of this demo application is to show you how to use the Analog Comparator of the S32K148 MCU using the S32 SDK API.

The Comparator is configured to compare analog input 0(AIN0) with half the reference voltage generated with the internal DAC. Based on the input from the potentiometer the LEDs light by the following rules:

- 1)  $V_{in} < \text{DAC voltage}$  : RED on, GREEN off
- 2)  $V_{in} > \text{DAC voltage}$  : RED off, GREEN on
- 3) Unknown state : RED on, GREEN on

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
CMP Input 0 (PTA0)	J4.14 - J5.7	J21.1 - J9.31

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **cmp\_dac\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**cmp\_dac\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
cmp_dac_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers

<b>cmp_dac_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>cmp_dac_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>cmp_dac_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.5.1 Communication Driver Examples

Applications that show the user how to initialize the communication peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [ENET Loopback](#)
- [FLEXIO I2C](#)
- [FLEXIO I2S](#)
- [FLEXIO SPI](#)
- [FLEXIO UART](#)
- [LPI2C MASTER](#)
- [LPI2C SLAVE](#)
- [LPSPI Transfer](#)
- [LPUART Echo](#)
- [SBC UJA1169](#)
- [SAI](#)

#### 11.5.6 ENET Loopback

Example application using the ENET driver

### Application description

The purpose of this demo application is to show you how to use the ENET module from the S32K148 CPU using the S32 SDK API.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PTD10 and PTD11 must be connected in order to provide the Rx clock for the ENET MII interface.

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **enet\_loopback\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**enet\_loopback\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>enet_loopback_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>enet_loopback_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>enet_loopback_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>enet_loopback_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.7 FLEXIO I2C

Example application showing FlexIO I2C driver usage

#### Application description

The purpose of this demo application is to show you the usage of the FlexIO I2C driver found on the S32K148 SoC using S32 SDK API.

The application uses FlexIO I2C driver to make a send and a receive data request. The slave device for this example is the LPI2C instance, which is configured to act as a bus slave. The slave and master buffers will be checked after each transfer by the application, user shall check **isTransferOk** variable to see if the transmissions are successful.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
FLEXIO SDA (PTD0)	J1.1 - J6.1	J9.29 - J12.31
FLEXIO SCL (PTA11)	J1.3 - J1.2	J9.30 - J9.22
LPI2C SDA (PTA2)	J1.1 - J6.1	J9.29 - J12.31
LPI2C SCL (PTA3)	J1.3 - J1.2	J9.30 - J9.22

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flexio\_i2c\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_i2c\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>flexio_i2c_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>flexio_i2c_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>flexio_i2c_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>flexio_i2c_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.8 FLEXIO I2S

Example application showing FlexIO I2S driver usage

#### Application description

The purpose of this demo application is to show you the usage of the FlexIO I2S driver found on the S32K148 SoC using S32 SDK API.

The application uses FlexIO I2S driver to make a data transfer of a defined size. The slave device for this example is a second FlexIO I2S driver using the same FlexIO instance, which is configured to act as a bus slave. The slave

and master buffers will be checked after each transfer by the application, RED or GREEN led will be lit depending on the check result.

The MASTER I2S driver is configured to use DMA for transfers.

Data size is configured by TRANSFER\_SIZE define, by default is configured to be 2 KB.

#### Note

Since the driver is configured to transfer 32 bit frames the data size must be modulo 4.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
FLEXIO_MASTER SCK (PTA0)	J5.5 - J6.19	J9.31 - J9.23
FLEXIO_MASTER WS (PTA1)	J5.7 - J6.17	J9.30 - J9.24
FLEXIO_MASTER TX (PTD0)	J6.1 - J1.3	J12.31 - J9.30
FLEXIO_MASTER RX (PTA11)	J1.2 - J1.1	J9.22 - J9.31
FLEXIO_SLAVE SCK (PTA8)	J5.5 - J6.19	J9.31 - J9.23
FLEXIO_SLAVE WS (PTA9)	J5.7 - J6.17	J9.30 - J9.24
FLEXIO_SLAVE TX (PTA2)	J2.6 - J1.3	J9.22 - J9.30
FLEXIO_SLAVE RX (PTA3)	J1.2 - J1.1	J12.31 - J9.31

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flexio\_i2s\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_i2s\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexio_i2s_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flexio_i2s_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flexio_i2s_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flexio_i2s_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

## 11.5.9 FLEXIO SPI

Example application showing FlexIO SPI driver usage

### Application description

The purpose of this demo application is to show you the usage of the FlexIO SPI driver found on the S32K148 SoC using S32 SDK API.

The application uses FlexIO SPI driver to make a data transfer of a defined size. The slave device for this example is a second FlexIO SPI driver using the same FlexIO instance, which is configured to act as a bus slave. The slave and master buffers will be checked after each transfer by the application, user shall check **isTransferOk** variable to see if the transmissions are successful.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 4 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
FLEXIO_MASTER SS ( <b>PTA1</b> )	J5.5 - J6.19	J9.32 - J9.24
FLEXIO_MASTER SCK ( <b>PTA0</b> )	J5.7 - J6.17	J9.31 - J9.23
FLEXIO_MASTER MOSI ( <b>PTD0</b> )	J2.6 - J1.1	J12.31 - J9.32
FLEXIO_MASTER MISO ( <b>PTA11</b> )	J1.2 - J1.3	J9.22 - J9.30
FLEXIO_MASTER SS ( <b>PTA2</b> )	J5.5 - J6.19	J9.32 - J9.24
FLEXIO_MASTER SCK ( <b>PTA3</b> )	J5.7 - J6.17	J9.31 - J9.23
FLEXIO_MASTER MOSI ( <b>PTA8</b> )	J2.6 - J1.1	J12.31 - J9.32
FLEXIO_MASTER MISO ( <b>PTA9</b> )	J1.2 - J1.3	J9.22 - J9.30

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flexio\_spi\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_spi\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexio_spi_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flexio_spi_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flexio_spi_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flexio_spi_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.10 FLEXIO UART

Example application showing FlexIO UART driver usage

#### Application description

The purpose of this demo application is to show you the usage of the FlexIO UART driver found on the S32K148 SoC using S32 SDK API.

Two instances of the FlexIO UART driver are used to echo the data received from host.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
FLEXIO_UART RX (PTA11)	J1.2 - J4.4	J9.22 - J20.5
FLEXIO_UART TX (PTA0)	J5.7 - J4.2	J9.31 - J20.2

#### Note

The application uses on board USB - UART chips to transfer data from board to host PC

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **flexio\_uart\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

## 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flexio\_uart\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

## 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

## 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flexio_uart_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flexio_uart_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flexio_uart_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flexio_uart_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control

## 11.5.11 LPI2C MASTER

Driver example that will show the LPI2C Master functionality

### Application description

The purpose of this demo application is to show you the usage of the LPI2C module available on the S32K148 MCU as a **master** using S32 SDK.

- The application uses S32 SDK API to initialize the LPI2C module as a master node and in Fast operation speed after configuring the clocks and pins needed to use the I2C. The example sends to requests to a slave, found at the configured address, the first being a TX request, while the other being a RX request.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 3 Dupont cables (male to male or female to female depending on the boards)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPI2C SCL ( <b>PTA3</b> )	J1-3 - Slave SCL	J9-30 - Slave SCL
LPI2C SDA ( <b>PTA2</b> )	J1-1 - Slave SDA	J9-29 - Slave SDA
GND ( <b>GND</b> )	J3-11 - Slave GND	J6 - Slave GND

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lpi2c\_master\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpi2c\_master\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpi2c_master_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers

<b>lpi2c_master_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpi2c_master_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpi2c_master_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.12 LPI2C SLAVE

Driver example that will show the LPI2C Slave functionality

#### Application description

The purpose of this demo application is to show you the usage of the LPI2C module available on the S32K148 MCU as a **slave** using S32 SDK.

- The application uses S32 SDK API to initialize the LPI2C module as a slave node and in Fast operation speed after configuring the clocks and pins needed to use the I2C. example uses the LPI2C callback to respond to requests such as:
  - data receive
  - data transmit
  - buffer full or empty.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 3 Dupont cables (male to male or female to female depending on the boards)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPI2C SCL (PTA3)	J1-3 - Master SCL	J9-30 - Master SCL
LPI2C SDA (PTA2)	J1-1 - Master SDA	J9-29 - Master SDA
GND (GND)	J3-11 - Master GND	J6 - Master GND

How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lpi2c\_slave\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpi2c\_slave\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpi2c_slave_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpi2c_slave_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpi2c_slave_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpi2c_slave_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.13 LPSPI Transfer

Driver example that will show the LPSPI Master and Slave functionalities

##### Application description

The purpose of this application is to show the user how to use the Low Power Serial Peripheral Interface on the S32K148 using the S32 SDK API.

- The application uses two on board instances of LPSPI, one in master configuration and the other one is slave to communicate data via the SPI bus. Data will be gathered periodically from the ADC input and will be sent to the master device which transforms it into a PWM signal.

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 4(6) Dupont male to male cables
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPSPi0 CS ( <b>PTB0</b> )	J4.5 - J1.14	J10.31 - J12.30
LPSPi0 SCK ( <b>PTB2</b> )	J2.11 - J6.1	J10.29 - J12.31
LPSPi0 MOSI ( <b>PTE1</b> )	J5.14 - J6.3	J13.32 - J12.29
LPSPi0 MISO ( <b>PTB4</b> )	J2.7 - J6.2	J10.27 - J12.32
LPSPi1 CS ( <b>PTD3</b> )	J4.5 - J1.14	J10.31 - J12.30
LPSPi1 SCK ( <b>PTD0</b> )	J2.11 - J6.1	J10.29 - J12.31
LPSPi1 MOSI ( <b>PTD2</b> )	J5.14 - J6.3	J13.32 - J12.29
LPSPi1 MISO ( <b>PTD1</b> )	J2.7 - J6.2	J10.27 - J12.32
FTM0 Out Channel 0 ( <b>PTC0</b> )	J4.11 - J2.2	J11.31 - J11.31
ADC0 Input 12 ( <b>PTC14</b> )	POT - wired on the board	J21.1 - J11.18

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **lpspi\_transfer\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpspi\_transfer\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpspi_transfer_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpspi_transfer_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpspi_transfer_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpspi_transfer_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.14 LPUART Echo

Example application using the LPUART driver

#### Application description

The purpose of this demo application is to show you how to use the Low Power UART from the S32K148 CPU using the S32 SDK API.

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPUART1 TX (PTC7)	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX (PTC6)	UART_RX - wired on the board	J11.25 - J20.5

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lpuart\_echo\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpuart\_echo\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpuart_echo_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpuart_echo_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpuart_echo_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpuart_echo_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

### 11.5.15 SBC UJA1169

Example application using the SBC\_UJA1169 driver

#### Application description

The purpose of this demo application is to show you how to use Power modes of SBC\_UJA1169

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPSP11 CS ( <b>PTD3</b> )	J4.5 - J1.14	J10.31 - J12.30
LPSP11 SCK ( <b>PTD0</b> )	J2.11 - J6.1	J10.29 - J12.31
LPSP11 MOSI ( <b>PTD2</b> )	J5.14 - J6.3	J13.32 - J12.29
LPSP11 MISO ( <b>PTD1</b> )	J2.7 - J6.2	J10.27 - J12.32

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **S32K148\_SBC\_Uja1169**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**S32K148\_SBC\_Uja1169**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
S32K148_SBC_Uja1169 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
S32K148_SBC_Uja1169 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
S32K148_SBC_Uja1169 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
S32K148_SBC_Uja1169 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

Test require correct factory settings for example. FNMC bit must be disabled, SBC\_UJA\_SBC\_SDMC\_DIS must be disabled and slpc must be allowed.

### 11.5.16 SAI

Example application showing SAI driver usage

#### Application description

The purpose of this demo application is to show the usage of the SAI driver found on the S32K148 SoC using S32 SDK API.

The application uses SAI driver to make a data transfer of a defined size. SAI 0 instance shall be transmitter and SAI 1 instance shall be receiver. User can see other settings for SAI 0 and SAI 1 in Process Expert components. To check if data is transferred correctly, put break point or let program run for about 2 second, then see if RecvData content is the same as SendData.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board can't be powered from the USB)
- 3 female to female jumper wire.
- 1 Personal Computer
- 1 Jlink Debugger

#### Boards supported

The following boards are supported by this application:

- S32K14xCVD-Q144

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K14xCVD-Q144
SAI_BCLK	P24.9 - P24.23
SAI_SYNC	P24.10 - P24.25
SAI_DATA0	P24.11 - P24.29

How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> Import Existing** Projects and select **Browse S32K148\_SAI\_Example**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**S32K148\_SAI\_Example**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Debugging the project

Go to **Run** and select **Debug Configurations**. There will be two debug configurations for this project:

Configuration Name	Description
<b>S32K148_SAI_Example Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>S32K148_SAI_Example Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.16.1 System Driver Examples

Applications that show the user how to initialize the communication peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [CRC Checksum](#)
- [CSEc key configuration](#)
- [eDMA Transfer](#)
- [EWM Interrupt](#)

- [FLASH Partitioning](#)
- [MPU Memory Protection](#)
- [Power Mode Switch](#)
- [WDOG Interrupt](#)

#### 11.5.17 CRC Checksum

Example application showing the usage of the CRC module

##### Application description

The purpose of this demo application is to show you how to use the Cyclic Redundancy Check of the S32K148 MCU with this SDK.

The CRC is configured to generate two configurations for CCITT standard and KERMIT standard.

##### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

##### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

##### Hardware Wiring

No connections are required for this example.

##### How to run

###### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **crc\_checksum\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

## 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**crc\_checksum\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

## 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

## 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
crc_checksum_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
crc_checksum_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
crc_checksum_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
crc_checksum_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### Notes

The CRC module in S32K platform supports both big endian and little endian in source data.

## 11.5.18 CSEc key configuration

Basic application that presents basic usecases for the CSEc driver

### Note

**This example works only for CSEc enabled parts.** SIM\_SDID indicates whether CSEc is available on your device.

**The first time when running the example on the board, or after a key erase, this example should be ran from RAM.**

**The user keys are non-volatile.** Once the key was loaded, in order to update it, the counter should be increased.

**After the user key was loaded using this example, any further full erase of the Flash requires a Challenge-Authentication process.** This can be done by setting the ERASE\_ALL\_KEYS macro to 1.

### Application description

The purpose of this demo application is to show the user how to use the Cryptographic Services Engine module from the S32K148 MCU with the S32 SDK API.

The implementation demonstrates the following:

- the enablement of the CSEc module, by showing how the Flash should be partitioned (using the Flash driver);
- configuring the MASTER\_ECU key;
- configuring the first user key, using the MASTER\_ECU key as an authorization;
- using the user key for an encryption. In order to update the user key after they were configured using the example the user should increase the counter used for loading the key. Erasing all the configured keys (including the MASTER\_ECU key) can be done by changing the value of the ERASE\_ALL\_KEYS macro to 1. This will place the part back into factory status (the partition command will need to be run again). Please note that when the Flash is partitioned (the first time running the example on the board, or after a key erase), the example should not be run from Flash (please use the RAM configuration).

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **csec\_keyconfig\_s32k148**. Then click on **Finish**. The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**csec\_keyconfig\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**. Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
csec_keyconfig_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
csec_keyconfig_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
csec_keyconfig_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
csec_keyconfig_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.19 eDMA Transfer

Example application showing a subset of the eDMA functionalities

#### Application description

The purpose of this driver example is to show you how to use the eDMA in the following transfer scenarios for the S32K148 MCU with the S32 SDK API.

- Single block memory-to-memory transfer
- Loop memory-to-memory transfer
- Scatter/gather memory-to-memory transfer
- Memory-to-peripheral transfer
- Peripheral-to-memory transfer

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPUART1 TX (PTC7)	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX (PTC6)	UART_RX - wired on the board	J11.25 - J20.5

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **edma\_transfer\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**edma\_transfer\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>edma_transfer_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>edma_transfer_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>edma_transfer_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>edma_transfer_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

### 11.5.20 EWM Interrupt

Driver example that shows the user how to use the External Watchdog Monitor

#### Application description

The purpose of this driver application is to show the user how to use the EWM from the S32K148 using the S32 SDK API.

The examples uses the SysTick timer from the ARM core to refresh the EWM counter for 30 times. Within this interval the user can press the button associated with the EWM input pin to assert the interrupt and output pin.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 2 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
EWM INPUT (PTA3)	J1.3 - J2.10	J9.30 - J11.19
EWM OUTPUT (PTA2)	J1.1 - J2.4	J9.29 - J11.30

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **ewm\_interrupt\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ewm\_interrupt\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ewm_interrupt_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>ewm_interrupt_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ewm_interrupt_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ewm_interrupt_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.21 FLASH Partitioning

Example application which shows the basic operations of the FLASH driver

#### Application description

The purpose of this demo application is to show you the usage of the FLASH driver with the S32 SDK API.

The examples does the following operations:

- Erases flash
- Partitions the flash
- Configures FlexNVM region as EEPROM

#### Note

The FlexNVM memory is partitioned to EEPROM use and is blocked for some erase commands (Erase Sector and Erase Block). As a consequence, loading the program to flash memory may fail on some debuggers. Please perform a mass erase operation on Flash to remove this partitioning after running the example to be able to update your application on target.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

No connections are required for this example.

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **flash\_partitioning\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**flash\_partitioning\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
flash_partitioning_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
flash_partitioning_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
flash_partitioning_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
flash_partitioning_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.22 MPU Memory Protection

Example application that shows how to use the MPU module

### Application description

The purpose of this demo application is to show you how to use the Memory Protection Unit of the S32K148 MCU with this SDK.

In this example, MPU regions are configured to have access rights as following:

Region	Core	Debugger	DMA	Address
1	rxw	rxw	rxw	0x00000000 - 0x0007FEFF
2	-w-	rxw	rxw	0x0007FF00 - 0x0007FF1F
3	rxw	rxw	rxw	0x0007FF20 - 0xFFFFFFFF

Run the example

1. After reset, GREEN LED of FRDM board always toggles indicating that read to flash location 0x0007FF04 is permitted
2. Press SW2 to initialize MPU protection, and core has no read access to memory region from 0x0007FF00 to 0x0007FF1F.
3. RED LED on indicates there is violated read access. The program is stopped hardware fault exception handler after get detail error access information.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **mpu\_memory\_↔ protection\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

## 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**mpu\_memory\_protection\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**. Wait for the code generation to be completed before continuing to the next step.

## 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

## 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>mpu_memory_protection_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>mpu_memory_protection_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>mpu_memory_protection_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>mpu_memory_protection_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### Notes

- Please note that this example runs only on **Flash** configuration

### 11.5.23 Power Mode Switch

Example application demonstrating S32K148 power modes

#### Application description

The purpose of the application is to show the user how to enter various power modes of the S32K148 SoC using the S32 SDK API.

The application displays on the host PC terminal a menu in which the user can select to enter:

- High Speed Run (HSRUN)
- Normal Run (RUN)
- Very Low Power Run (VLPR)
- STOP (STOP)
- STOP mode 1 (STOP1)
- STOP mode 2 (STOP2)

- Very Low Power Stop (VLPS)

The CPU can be woken up from sleep modes by pressing BTN1 (PTC13).

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
LPUART1 TX (PTC7)	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX (PTC6)	UART_RX - wired on the board	J11.25 - J20.5
BUTTON (PTC13)	BTN1 - wired on the board	SW4 - wired on the board

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **power\_mode\_switch\_↔s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**power\_mode\_switch\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Building the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
power_mode_switch_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
power_mode_switch_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
power_mode_switch_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
power_mode_switch_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

#### 11.5.24 WDOG Interrupt

Example application that will show the usage of the Watchdog

##### Application description

The purpose of this driver application is to show the user how to use the WDOG from the S32K148 using the S32 SDK API.

The examples uses the SysTick timer from the ARM core to refresh the WDOG counter for 8 times. After this the Watchdog counter will expire and the CPU will be reset. If the FLASH configuration will be used, then the code will use the Reset Control Module to detect if the reset was caused by the Watchdog and will stop the execution of the program.

##### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **wdog\_interrupt\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**wdog\_interrupt\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the bulid action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>wdog_interrupt_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>wdog_interrupt_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>wdog_interrupt_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>wdog_interrupt_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

**Note**

For more detailed information related to S32 Design Studio usage please consult the available documentation.

**11.5.24.1 Timer Driver Examples**

Applications that show the user how to initialize the communication peripherals

There are currently driver examples with the following modules:

*Click on one of the module to see the available projects*

- [FTM Combined PWM](#)
- [FTM Periodic Interrupt](#)
- [FTM PWM](#)
- [FTM Signal Measurement](#)
- [LPIT Periodic Interrupt](#)
- [LPTMR Periodic Interrupt](#)
- [LPTMR Pulse Counter](#)
- [PDB Periodic Interrupt](#)
- [RTC Alarm](#)

**11.5.25 FTM Combined PWM**

Example application showing the FTM's combined PWM functionality

**Application description**

The purpose of this demo application is to show you the usage of the Combined PWM mode of the FlexTimer module found on the S32K148 using S32 SDK API.

**Prerequisites**

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
FTM0 Channel 0 (PTD15)	RGB_RED - wired on the board	J12.18 - J11.31
FTM0 Channel 1 (PTD16)	RGB_GREEN - wired on the board	J12.17 - J11.32

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **ftm\_combined\_pwm\_↔s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ftm\_combined\_pwm\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ftm_combined_pwm_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>ftm_combined_pwm_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ftm_combined_pwm_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ftm_combined_pwm_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

## Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.26 FTM Periodic Interrupt

Example application showing the FTM's Timer functionality

#### Application description

The purpose of this demo application is to show you the usage of the FlexTimer's Timer functionality from the S32K148 CPU using the S32 SDK API.

- The application configures FTM0 to generate an interrupt every 1 second. The interrupt will toggle the configured LED.

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
GPIO PIN ( <b>PTD15</b> )	RGB_RED - wired on the board	J11.31 - J12.18

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **ftm\_periodic\_interrupt\_s32k148**. Then click on **Finish**.

The project should now be copied into your current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project (**ftm\_periodic\_interrupt\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**. Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button ( Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
ftm_periodic_interrupt_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
ftm_periodic_interrupt_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
ftm_periodic_interrupt_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
ftm_periodic_interrupt_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.27 FTM PWM

Example application showing the FTM's PWM functionality

#### Application description

The purpose of this demo application is to show you the usage of the PWM mode of the FlexTimer module found on the S32K148 using S32 SDK API.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
FTM0 Channel 0 (PTD15)	RGB_RED - wired on the board	J11.31 - J12.18

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **FTM\_CombinedPWM\_↔ Example**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(ftm\_pwm\_s32k148). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
ftm_pwm_s32k148 Debug_RAM Jlink	Debug the RAM configuration using Segger Jlink debuggers
ftm_pwm_s32k148 Debug_FLASH Jlink	Debug the FLASH configuration using Segger Jlink debuggers
ftm_pwm_s32k148 Debug_RAM PEMicro	Debug the RAM configuration using PEMicro debuggers
ftm_pwm_s32k148 Debug_FLASH PEMicro	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

## 11.5.28 FTM Signal Measurement

Example application showing the FTM's Signal Measurement functionality

### Application description

The purpose of this demo application is to show you the usage of the FlexTimer's Signal Measurement functionality from the S32K148 CPU using the S32 SDK API.

- The application is configured to generate a PWM signal with a variable frequency which will be measured another FTM instance. The measurement result will be sent to the host PC via LPUART.

### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Dupont cable (type depending on the board header type)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)
- UART to USB converter if it is not included on the target board. (Please consult your boards documentation to check if UART-USB converter is present).

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
FTM0 Out Channel 0 ( <b>PTC0</b> )	J3.11 - J2.11	J11.31 - J10.29
FTM1 Input Channel 0 ( <b>PTB2</b> )	J3.11 - J2.11	J11.31 - J10.29
LPUART1 TX ( <b>PTC7</b> )	UART_TX - wired on the board	J11.26 - J20.2
LPUART1 RX ( <b>PTC6</b> )	UART_RX - wired on the board	J11.25 - J20.5

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **ftm\_signal\_measurement\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**ftm\_signal\_measurement\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>ftm_signal_measurement_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers

<b>ftm_signal_measurement_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>ftm_signal_measurement_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>ftm_signal_measurement_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

For this example it is necessary to open a terminal emulator and configure it with:

- 115200 baud
- One stop bit
- No parity
- No flow control
- '\n' line ending

#### 11.5.29 LPIT Periodic Interrupt

Driver example that will show the LPIT functionality

#### Application description

The purpose of this demo application is to show you how to use the Low Power Interrupt Timer from the S32K148 using the S32 SDK API.

- The example is configured to trigger an interrupt every second, which toggles a LED.

#### See also

For other LPIT usage scenario check: `ADC_LOW_POWER_group`

#### Prerequisites

To run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
GPIO PIN (PTD15)	RGB_RED - wired on the board	J11.31 - J12.18

### How to run

#### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **lpit\_periodic\_interrupt\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

#### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lpit\_periodic\_interrupt\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

#### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

#### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lpit_periodic_interrupt_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lpit_periodic_interrupt_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lpit_periodic_interrupt_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lpit_periodic_interrupt_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.30 LPTMR Periodic Interrupt

Example application that shows the LPTMR's Timer feature

## Application description

The purpose of this demo application is to show you how to use the LPTMR's Timer functionality from the S32K148 using the S32 SDK API.

- The LPTMR is configured to generate a periodic interrupt at 1 seconds which toggles a LED.

## Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 1 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

## Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

## Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
GPIO PIN (PTD15)	RGB_RED - wired on the board	J12.18 - J11.31

## How to run

### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **lptmr\_periodic\_interrupt\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lptmr\_periodic\_interrupt\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>Iptmr_periodic_interrupt_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>Iptmr_periodic_interrupt_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>Iptmr_periodic_interrupt_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>Iptmr_periodic_interrupt_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.31 LPTMR Pulse Counter

Example application that shows the LPTMR's Pulse Counting feature

#### Application description

The purpose of this demo application is to show you how to use the Low Power Timer's Pulse Counter functionality from the S32K148 using the S32 SDK API.

- The example is configured to trigger an interrupt after three pulses, sourced from one of the board's buttons.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V (if the board cannot be powered from the USB port)
- 1(2) Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
GPIO PIN (PTD15)	RGB_RED - wired on the board	J12.18 - J11.31
BUTTON (PTC12)	J2.17 - J2.10	J13.22 - J11.19

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File -> New S32DS Project From...** and select **lptmr\_pulse\_counter\_↔s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**lptmr\_pulse\_counter\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>lptmr_pulse_counter_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>lptmr_pulse_counter_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>lptmr_pulse_counter_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>lptmr_pulse_counter_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### 11.5.32 PDB Periodic Interrupt

Driver example using PDB

#### Application description

The purpose of this demo application is to show you how to use the Programmable Delay Block from the S32K148 using the S32 SDK API.

The PDB is configured to generate a periodic interrupt which toggles a LED.

**See also**

adc\_hwtrigger\_group

**Prerequisites**

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

**Boards supported**

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

**Hardware Wiring**

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
GPIO Pin ( <b>PTD15</b> )	RGB_RED - wired on the board	J11.31 - J12.18

**How to run****1. Importing the project into the workspace**

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **pdb\_periodic\_interrupt\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

**2. Generating the Processor Expert configuration**

First go to **Project Explorer** View in S32 DS and select the current project(**pdb\_periodic\_interrupt\_s32k148**).

Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

**3. Building the project**

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

**4. Running the project**

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
--------------------	-------------

<b>pdb_periodic_interrupt_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>pdb_periodic_interrupt_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>pdb_periodic_interrupt_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>pdb_periodic_interrupt_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

### 11.5.33 RTC Alarm

Example application showing basic use cases for the RTC module

#### Application description

The purpose of this demo application is to show you how to use the Real Time Clock module from the S32K148 MCU with the S32 SDK API.

The RTC is configured to generate an interrupt every 1 second(LED1). If the alarm button is pressed an alarm interrupt toggles the alarm led(LED2) after 5 seconds.

#### Prerequisites

The run the example you will need to have the following items:

- 1 S32K148 board
- 1 Power Adapter 12V
- 3 Dupont male to male cable
- 1 Personal Computer
- 1 Jlink Lite Debugger (optional, users can use Open SDA)

#### Boards supported

The following boards are supported by this application:

- S32K148EVB-Q100
- S32K148-MB

#### Hardware Wiring

The following connections must be done to for this example application to work:

PIN FUNCTION	S32K148EVB-Q100	S32K148-MB
RED_LED (PTD15)	RGB_RED - wired on the board	J12.17 - J11.31
GREEN_LED (PTD16)	RGB_GREEN - wired on the board	J12.16 - J11.30
BUTTON (PTC12)	BTN2 - wired on the board	SW7 - wired on the board

#### How to run

##### 1. Importing the project into the workspace

After opening S32 Design Studio, go to **File** -> **New S32DS Project From...** and select **rtc\_alarm\_s32k148**. Then click on **Finish**.

The project should now be copied into you current workspace.

##### 2. Generating the Processor Expert configuration

First go to **Project Explorer** View in S32 DS and select the current project(**rtc\_alarm\_s32k148**). Then go to **Project** and click on **Generate Processor Expert Code**

Wait for the code generation to be completed before continuing to the next step.

##### 3. Building the project

Select the configuration to be built **FLASH** (Debug\_FLASH) or **RAM** (Debug\_RAM) by left clicking on the downward arrow corresponding to the **build** button(. Wait for the build action to be completed before continuing to the next step.

##### 4. Running the project

Go to **Run** and select **Debug Configurations**. There will be four debug configurations for this project:

Configuration Name	Description
<b>rtc_alarm_s32k148 Debug_RAM Jlink</b>	Debug the RAM configuration using Segger Jlink debuggers
<b>rtc_alarm_s32k148 Debug_FLASH Jlink</b>	Debug the FLASH configuration using Segger Jlink debuggers
<b>rtc_alarm_s32k148 Debug_RAM PEMicro</b>	Debug the RAM configuration using PEMicro debuggers
<b>rtc_alarm_s32k148 Debug_FLASH PEMicro</b>	Debug the FLASH configuration using PEMicro debuggers

Select the desired debug configuration and click on **Launch**. Now the perspective will change to the **Debug Perspective**.

Use the controls to control the program flow.

#### Note

For more detailed information related to S32 Design Studio usage please consult the available documentation.

#### Notes

If the example doesn't work, please Flash the Debug\_FLASH configuration and enforce a power on reset of the board. This is caused by the fact that the register which configures the RTC clock source is can only be written once.

## 12 Module Index

### 12.1 Modules

Here is a list of all modules:

<b>Analog to Digital Converter (ADC)</b>	<b>179</b>
ADC Driver	161
<b>Clock Manager</b>	<b>209</b>
Clock Manager Driver	216
Clock_manager_s32k1xx	217
<b>Comparator (CMP)</b>	<b>232</b>
Comparator Driver	235
<b>Controller Area Network with Flexible Data Rate (FlexCAN)</b>	<b>250</b>
FlexCAN Driver	413
<b>Cryptographic Services Engine (CSEc)</b>	<b>254</b>
CSEc Driver	188
<b>Cyclic Redundancy Check (CRC)</b>	<b>255</b>
CRC Driver	181
CRC Driver	186
<b>Direct Memory Access (DMA)</b>	<b>260</b>
EDMA Driver	262
<b>Error Injection Module (EIM)</b>	<b>315</b>
EIM Driver	285
<b>Error Reporting Module (ERM)</b>	<b>316</b>
ERM Driver	307
<b>Ethernet MAC (ENET)</b>	<b>318</b>
ENET Driver	289
<b>External Watchdog Monitor (EWM)</b>	<b>321</b>
EWM Driver	311
<b>Flash Memory (Flash)</b>	<b>383</b>
Flash Memory (Flash)	386
Flash_mx25l6433f_drv	403
<b>FlexTimer (FTM)</b>	<b>482</b>
FTM Common Driver	322
FTM Input Capture Driver	359
FTM Module Counter Driver	364
FTM Output Compare Driver	367

---

FTM Pulse Width Modulation Driver	371
FTM Quadrature Decoder Driver	379
Flexible I/O (FlexIO)	489
FlexIO Common Driver	435
FlexIO I2C Driver	438
FlexIO I2S Driver	446
FlexIO SPI Driver	461
FlexIO UART Driver	474
FreeRTOS	490
Interrupt Manager (Interrupt)	494
Local Interconnect Network (LIN)	592
LIN Driver	503
LIN Stack	520
Diagnostic services	256
Node configuration	645
Node identification	652
LIN Core API	502
Common Core API.	226
Driver and cluster management	261
Interface management	492
Notification	653
Schedule management	741
Signal interaction	742
User provided call-outs	803
J2602 Specific API	498
LIN 2.1 Specific API	500
Low level API	599
Transport layer API	760
Common Transport Layer API	228
Cooked API	252
Initialization	491
Raw API	706

J2602 Transport Layer specific API	499
Node configuration	650
Low Power Inter-Integrated Circuit (LPI2C)	593
LPI2C Driver	521
Low Power Interrupt Timer (LPIT)	594
LPIT Driver	537
Low Power Serial Peripheral Interface (LPSPI)	595
LPSPI Driver	550
Low Power Timer (LPTMR)	597
LPTMR Driver	567
Low Power Universal Asynchronous Receiver-Transmitter (LPUART)	598
LPUART Driver	577
Memory Protection Unit (MPU)	644
MPU Driver	631
OS Interface (OSIF)	654
Pins Driver (PINS)	676
PINS Driver	670
Power Manager	677
Power Manager Driver	685
Power_s32k1xx	686
Programmable Delay Block (PDB)	693
PDB Driver	659
Qspi_drv	694
Real Time Clock Driver (RTC)	723
Real Time Clock Driver	708
SoC Header file (SoC Header )	743
S32K144 SoC Header file	726
Backward Compatibility Symbols for S32K144	180
Interrupt vector numbers for S32K144	497
Peripheral access layer for S32K144	675
SoC Support	744
S32K144 System Files	727

Synchronous Audio Interface (SAI)	745
SAI Driver	728
System Basis Chip Driver (SBC) - UJA1169 Family	746
UJA1169 SBC Driver	762
Trigger MUX Control (TRGMUX)	761
TRGMUX Driver	751
Watchdog timer (WDOG)	812
WDOG Driver	804

## 13 Data Structure Index

### 13.1 Data Structures

Here are the data structures with brief descriptions:

<a href="#">drv_config_t</a>	813
<a href="#">firc_config_t</a>	813
SCG fast IRC clock configuration. Implements scg_firc_config_t_Class	813
<a href="#">lin_product_id_t</a>	814
Product id structure Implements : lin_product_id_t_Class	814
<a href="#">pcc_config_t</a>	815
PCC configuration. Implements pcc_config_t_Class	815
<a href="#">periph_clk_config_t</a>	815
Peripheral instance clock configuration. Implements periph_clk_config_t_Class	815
<a href="#">peripheral_clock_config_t</a>	816
PCC peripheral instance clock configuration. Implements peripheral_clock_config_t_Class	816
<a href="#">pmc_config_t</a>	817
PMC configure structure	817
<a href="#">pmc_lpo_clock_config_t</a>	817
PMC LPO configuration	817
<a href="#">scg_clock_mode_config_t</a>	818
SCG Clock Mode Configuration structure. Implements scg_clock_mode_config_t_Class	818
<a href="#">scg_clockout_config_t</a>	819
SCG ClockOut Configuration structure. Implements scg_clockout_config_t_Class	819
<a href="#">scg_config_t</a>	820
SCG configure structure. Implements scg_config_t_Class	820
<a href="#">scg_firc_config_t</a>	821
SCG fast IRC clock configuration. Implements scg_firc_config_t_Class	821
<a href="#">scg_rtc_config_t</a>	822
SCG RTC configuration. Implements scg_rtc_config_t_Class	822

<a href="#">scg_sirc_config_t</a>	SCG slow IRC clock configuration. Implements <code>scg_sirc_config_t_Class</code>	823
<a href="#">scg_sosc_config_t</a>	SCG system OSC configuration. Implements <code>scg_sosc_config_t_Class</code>	824
<a href="#">scg_spill_config_t</a>	SCG system PLL configuration. Implements <code>scg_spill_config_t_Class</code>	825
<a href="#">sirc_config_t</a>	SCG slow IRC clock configuration. Implements <code>sirc_config_t_Class</code>	827
<a href="#">sosc_config_t</a>	SCG system OSC configuration. Implements <code>scg_sosc_config_t_Class</code>	827
<a href="#">spill_config_t</a>		828
<a href="#">sys_clk_config_t</a>	System clock configuration. Implements <code>sys_clk_config_t_Class</code>	829

## 14 Module Documentation

### 14.1 ADC Driver

#### 14.1.1 Detailed Description

Analog to Digital Converter Peripheral Driver.

The ADC is a configurable 12-bit (selectable to between 8-bit, 10-bit and 12-bit resolution) single-ended SAR converter.

Features of the ADC include:

- up to 32 control channels (depending on the device variant), with configurable triggers
- up to 32 selectable external input sources (depending on the device variant) and multiple internal input sources
- hardware compare and average functions
- auto-calibration feature

#### Hardware background

The ADC included in the S32K14x series is a selectable resolution (8, 10, 12-bit), single-ended, SAR converter. Depending on the device variant, each ADC instance has up to 40 selectable input channels (up to 32 external and up to 8 internal) and up to 32 control channels (each with a result register, an input channel selection register and interrupt enable).

**Sample time** is configurable through selection of A/D clock and a configurable sample time (in A/D clocks).

Also provided are the Hardware Average and Hardware Compare Features.

**Hardware Average** will sample a selectable number of measurements and average them before signaling a Conversion Complete.

**Hardware Compare** can be used to signal if an input channel goes outside (or inside) of a predefined range.

The **Calibration** features can be used to automatically calibrate or fine-tune the ADC before use.

### Driver consideration

The ADC Driver provides access to all features, but not all need to be configured to use the ADC. The user application can use the default for most settings, changing only what is necessary. For example, if Compare or Average features are not used, the user does not need to configure them.

The Driver uses structures for configuration. Each structure contains members that are specific to its respective functionality. There is a **converter** structure, a hardware **compare** structure, a hardware **average** structure and a **calibration** structure. Each struct has a corresponding `InitStruct()` method that can be used to initialize the members to reset values, so the user can change only the values that are specific to the application.

The Driver also includes support for configuring the Trigger Latching and Arbitration Unit controlled from a separate hardware module - System Integration Module (SIM).

### Interrupt handling

The ADC Driver in S32 SDK does not use interrupts internally. These can be defined by the user application. There are two ways to add an ADC interrupt:

1. Using the weak symbols defined by start-up code. If the methods `ADCx_Handler(void)` (`x` denotes instance number) are not defined, the linker uses a default ISR. An error will be generated if methods with the same name are defined multiple times. This method works regardless of the placement of the interrupt vector table (Flash or RAM).
2. Using the Interrupt Manager's `INT_SYS_InstallHandler()` method. This can be used to dynamically change the ISR at run-time. This method works only if the interrupt vector table is located in RAM (S32 SDK behavior). To get the ADC instance's interrupt number, use `ADC_DRV_GetInterruptNumber()`.

### Clocking and pin configuration

The ADC Driver does not handle clock setup (from PCC) or any kind of pin configuration (done by PORT module). This is handled by the Clock Manager and PORT module, respectively. The driver assumes that correct clock configurations have been made, so it is the user's responsibility to set up clocking and pin configurations correctly.

### Triggering a conversion

There are two separate ways for triggering an ADC conversion from a control channel:

1. Software triggering Only conversion from first control channel may be triggered from software - must be enabled at converter configuration Initiated by writing a valid input channel ID to the first control channel - use `ADC_DRV_ConfigChan()`.
2. Hardware triggering Conversion from any control channel may be hardware triggered - however for first control channel it must be enabled at converter configuration.

### Data Structures

- struct `adc_converter_config_t`  
*Defines the converter configuration. [More...](#)*
- struct `adc_compare_config_t`  
*Defines the hardware compare configuration. [More...](#)*
- struct `adc_average_config_t`  
*Defines the hardware average configuration. [More...](#)*
- struct `adc_chan_config_t`  
*Defines the control channel configuration. [More...](#)*
- struct `adc_calibration_t`  
*Defines the user calibration configuration. [More...](#)*

## Enumerations

- enum `adc_clk_divide_t` { `ADC_CLK_DIVIDE_1` = 0x00U, `ADC_CLK_DIVIDE_2` = 0x01U, `ADC_CLK_DIVIDE_4` = 0x02U, `ADC_CLK_DIVIDE_8` = 0x03U }  
*Clock Divider selection.*
- enum `adc_resolution_t` { `ADC_RESOLUTION_8BIT` = 0x00U, `ADC_RESOLUTION_12BIT` = 0x01U, `ADC_RESOLUTION_10BIT` = 0x02U }  
*Conversion resolution selection.*
- enum `adc_input_clock_t` { `ADC_CLK_ALT_1` = 0x00U, `ADC_CLK_ALT_2` = 0x01U, `ADC_CLK_ALT_3` = 0x02U, `ADC_CLK_ALT_4` = 0x03U }  
*Input clock source selection.*
- enum `adc_trigger_t` { `ADC_TRIGGER_SOFTWARE` = 0x00U, `ADC_TRIGGER_HARDWARE` = 0x01U }  
*Trigger type selection.*
- enum `adc_pretrigger_sel_t` { `ADC_PRETRIGGER_SEL_PDB` = 0x00U, `ADC_PRETRIGGER_SEL_TRGMUX` = 0x01U, `ADC_PRETRIGGER_SEL_SW` = 0x02U }  
*Pretrigger types selectable from Trigger Latching and Arbitration Unit.*
- enum `adc_trigger_sel_t` { `ADC_TRIGGER_SEL_PDB` = 0x00U, `ADC_TRIGGER_SEL_TRGMUX` = 0x01U }  
*Trigger source selectable from Trigger Latching and Arbitration Unit.*
- enum `adc_sw_pretrigger_t` { `ADC_SW_PRETRIGGER_DISABLED` = 0x00U, `ADC_SW_PRETRIGGER_0` = 0x04U, `ADC_SW_PRETRIGGER_1` = 0x05U, `ADC_SW_PRETRIGGER_2` = 0x06U, `ADC_SW_PRETRIGGER_3` = 0x07U }  
*Software pretriggers which may be set from Trigger Latching and Arbitration Unit.*
- enum `adc_voltage_reference_t` { `ADC_VOLTAGEREF_VREF` = 0x00U, `ADC_VOLTAGEREF_VALT` = 0x01U }  
*Voltage reference selection.*
- enum `adc_average_t` { `ADC_AVERAGE_4` = 0x00U, `ADC_AVERAGE_8` = 0x01U, `ADC_AVERAGE_16` = 0x02U, `ADC_AVERAGE_32` = 0x03U }  
*Hardware average selection.*
- enum `adc_inputchannel_t` { `ADC_INPUTCHAN_EXT0` = 0x00U, `ADC_INPUTCHAN_EXT1` = 0x01U, `ADC_INPUTCHAN_EXT2` = 0x02U, `ADC_INPUTCHAN_EXT3` = 0x03U, `ADC_INPUTCHAN_EXT4` = 0x04U, `ADC_INPUTCHAN_EXT5` = 0x05U, `ADC_INPUTCHAN_EXT6` = 0x06U, `ADC_INPUTCHAN_EXT7` = 0x07U, `ADC_INPUTCHAN_EXT8` = 0x08U, `ADC_INPUTCHAN_EXT9` = 0x09U, `ADC_INPUTCHAN_EXT10` = 0x0AU, `ADC_INPUTCHAN_EXT11` = 0x0BU, `ADC_INPUTCHAN_EXT12` = 0x0CU, `ADC_INPUTCHAN_EXT13` = 0x0DU, `ADC_INPUTCHAN_EXT14` = 0x0EU, `ADC_INPUTCHAN_EXT15` = 0x0FU, `ADC_INPUTCHAN_DISABLED` = `ADC_SC1_ADCH_MASK`, `ADC_INPUTCHAN_INT0` = 0x15, `ADC_INPUTCHAN_INT1` = 0x16, `ADC_INPUTCHAN_INT2` = 0x17, `ADC_INPUTCHAN_INT3` = 0x1C, `ADC_INPUTCHAN_TEMP` = 0x1A, `ADC_INPUTCHAN_BANDGAP` = 0x1B, `ADC_INPUTCHAN_VREFSH` = 0x1D, `ADC_INPUTCHAN_VREFSL` = 0x1E }  
*Enumeration of input channels assignable to a control channel.*  
**Note 0:** entries in this enum are affected by `::FEATURE_ADC_NUM_EXT_CHANS`, which is device dependent and controlled from "device\_name".features.h file.  
**Note 1:** the actual number of external channels may differ between device packages and ADC instances. Reading a channel that is not connected externally, will return a random value within the range. Please refer to the Reference Manual for the maximum number of external channels for each device variant and ADC instance.
- enum `adc_latch_clear_t` { `ADC_LATCH_CLEAR_WAIT`, `ADC_LATCH_CLEAR_FORCE` }  
*Defines the trigger latch clear method Implements : `adc_latch_clear_t` Class.*

## Converter

Converter specific methods. These are used to configure and use the A/D Converter specific functionality, including:

- clock input and divider
- sample time in A/D clocks
- resolution
- trigger source
- voltage reference
- enable DMA
- enable continuous conversion on one channel

To start a conversion, a control channel (see [Channel Configuration](#)) and a trigger source must be configured. Once a conversion is started, the user application can wait for it to be finished by calling the `ADC_DRV_WaitConvDone()` function.

Only the first control channel can be triggered by software. To start a conversion in this case, an input channel must be written in the channel selection register using the `ADC_DRV_ConfigChan()` method. Writing a value to the control channel while a conversion is being performed on that channel will start a new conversion.

- void `ADC_DRV_InitConverterStruct` (`adc_converter_config_t *const config`)  
*Initializes the converter configuration structure.*
- void `ADC_DRV_ConfigConverter` (`const uint32_t instance, const adc_converter_config_t *const config`)  
*Configures the converter with the given configuration structure.*
- void `ADC_DRV_GetConverterConfig` (`const uint32_t instance, adc_converter_config_t *const config`)  
*Gets the current converter configuration.*
- void `ADC_DRV_Reset` (`const uint32_t instance`)  
*Resets the converter (sets all configurations to reset values)*
- void `ADC_DRV_WaitConvDone` (`const uint32_t instance`)  
*Waits for a conversion/calibration to finish.*
- bool `ADC_DRV_GetConvCompleteFlag` (`const uint32_t instance, const uint8_t chanIndex`)  
*Gets the control channel Conversion Complete Flag state.*

## Hardware Compare

The Hardware Compare feature of the S32K144 ADC is a versatile mechanism that can be used to monitor that a value is within certain values. Measurements can be monitored to be within certain ranges:

- less than/ greater than a fixed value
- inside or outside of a certain range

Two compare values can be configured (the second value is used only for range function mode). The compare values must be written in 12-bit resolution mode regardless of the actual used resolution mode.

Once the hardware compare feature is enabled, a conversion is considered complete only when the measured value is within the allowable range set by the configuration.

- void `ADC_DRV_InitHwCompareStruct` (`adc_compare_config_t *const config`)  
*Initializes the Hardware Compare configuration structure.*
- void `ADC_DRV_ConfigHwCompare` (`const uint32_t instance, const adc_compare_config_t *const config`)  
*Configures the Hardware Compare feature with the given configuration structure.*
- void `ADC_DRV_GetHwCompareConfig` (`const uint32_t instance, adc_compare_config_t *const config`)  
*Gets the current Hardware Compare configuration.*

## Hardware Average

The Hardware Average feature of the S32K144 allows for a set of measurements to be averaged together as a single conversion. The number of samples to be averaged is selectable (4, 8, 16 or 32 samples).

- void [ADC\\_DRV\\_InitHwAverageStruct](#) ([adc\\_average\\_config\\_t](#) \*const config)  
*Initializes the Hardware Average configuration structure.*
- void [ADC\\_DRV\\_ConfigHwAverage](#) (const uint32\_t instance, const [adc\\_average\\_config\\_t](#) \*const config)  
*Configures the Hardware Average feature with the given configuration structure.*
- void [ADC\\_DRV\\_GetHwAverageConfig](#) (const uint32\_t instance, [adc\\_average\\_config\\_t](#) \*const config)  
*Gets the current Hardware Average configuration.*

## Channel configuration

Control register specific functions. These functions control configurations for each control channel (input channel selection and interrupt enable).

When software triggering is enabled, calling the [ADC\\_DRV\\_ConfigChan\(\)](#) method for control channel 0 starts a new conversion.

After a conversion is finished, the result can be retrieved using the [ADC\\_DRV\\_GetChanResult\(\)](#) method.

- void [ADC\\_DRV\\_InitChanStruct](#) ([adc\\_chan\\_config\\_t](#) \*const config)  
*Initializes the control channel configuration structure.*
- void [ADC\\_DRV\\_ConfigChan](#) (const uint32\_t instance, const uint8\_t chanIndex, const [adc\\_chan\\_config\\_t](#) \*const config)  
*Configures the selected control channel with the given configuration structure.*
- void [ADC\\_DRV\\_GetChanConfig](#) (const uint32\_t instance, const uint8\_t chanIndex, [adc\\_chan\\_config\\_t](#) \*const config)  
*Gets the current control channel configuration for the selected channel index.*
- void [ADC\\_DRV\\_SetSwPretrigger](#) (const uint32\_t instance, const [adc\\_sw\\_pretrigger\\_t](#) swPretrigger)  
*This function sets the software pretrigger - affects only first 4 control channels.*
- void [ADC\\_DRV\\_GetChanResult](#) (const uint32\_t instance, const uint8\_t chanIndex, uint16\_t \*const result)  
*Gets the last result for the selected control channel.*

## Automatic Calibration

These methods control the Calibration feature of the ADC.

The [ADC\\_DRV\\_AutoCalibration\(\)](#) method can be called to execute a calibration sequence, or a calibration can be retrieved with the [ADC\\_DRV\\_GetUserCalibration\(\)](#) and saved to non-volatile storage, to avoid calibration on every power-on. The calibration structure can be written with the [ADC\\_DRV\\_ConfigUserCalibration\(\)](#) method.

- void [ADC\\_DRV\\_AutoCalibration](#) (const uint32\_t instance)  
*Executes an Auto-Calibration.*
- void [ADC\\_DRV\\_InitUserCalibrationStruct](#) ([adc\\_calibration\\_t](#) \*const config)  
*Initializes the User Calibration configuration structure.*
- void [ADC\\_DRV\\_ConfigUserCalibration](#) (const uint32\_t instance, const [adc\\_calibration\\_t](#) \*const config)  
*Configures the User Calibration feature with the given configuration structure.*
- void [ADC\\_DRV\\_GetUserCalibration](#) (const uint32\_t instance, [adc\\_calibration\\_t](#) \*const config)  
*Gets the current User Calibration configuration.*

## Interrupts

This method returns the interrupt number for an ADC instance, which can be used to configure the interrupt, like in Interrupt Manager.

- IRQn\_Type [ADC\\_DRV\\_GetInterruptNumber](#) (const uint32\_t instance)  
*Returns the interrupt number for the ADC instance.*

## Latched triggers processing

These functions provide basic operations for using the trigger latch mechanism.

- void [ADC\\_DRV\\_ClearLatchedTriggers](#) (const uint32\_t instance, const [adc\\_latch\\_clear\\_t](#) clearMode)  
*Clear latched triggers under processing.*
- void [ADC\\_DRV\\_ClearTriggerErrors](#) (const uint32\_t instance)  
*Clear all latch trigger error.*
- uint32\_t [ADC\\_DRV\\_GetTriggerErrorFlags](#) (const uint32\_t instance)  
*This function returns the trigger error flags bits of the ADC instance.*

## 14.1.2 Data Structure Documentation

### 14.1.2.1 struct [adc\\_converter\\_config\\_t](#)

Defines the converter configuration.

This structure is used to configure the ADC converter

Implements : [adc\\_converter\\_config\\_t\\_Class](#)

Definition at line 214 of file [adc\\_driver.h](#).

#### Data Fields

- [adc\\_clk\\_divide\\_t](#) clockDivide
- [uint8\\_t](#) sampleTime
- [adc\\_resolution\\_t](#) resolution
- [adc\\_input\\_clock\\_t](#) inputClock
- [adc\\_trigger\\_t](#) trigger
- [adc\\_pretrigger\\_sel\\_t](#) pretriggerSel
- [adc\\_trigger\\_sel\\_t](#) triggerSel
- bool dmaEnable
- [adc\\_voltage\\_reference\\_t](#) voltageRef
- bool continuousConvEnable

#### Field Documentation

##### 14.1.2.1.1 [adc\\_clk\\_divide\\_t](#) clockDivide

Divider of the input clock for the ADC

Definition at line 216 of file [adc\\_driver.h](#).

##### 14.1.2.1.2 bool continuousConvEnable

Enable Continuous conversions

Definition at line 225 of file [adc\\_driver.h](#).

#### 14.1.2.1.3 `bool dmaEnable`

Enable DMA for the ADC

Definition at line 223 of file `adc_driver.h`.

#### 14.1.2.1.4 `adc_input_clock_t inputClock`

Input clock source

Definition at line 219 of file `adc_driver.h`.

#### 14.1.2.1.5 `adc_pretrigger_sel_t pretriggerSel`

Pretrigger source selected from Trigger Latching and Arbitration Unit - affects only the first 4 control channels

Definition at line 221 of file `adc_driver.h`.

#### 14.1.2.1.6 `adc_resolution_t resolution`

ADC resolution (8,10,12 bit)

Definition at line 218 of file `adc_driver.h`.

#### 14.1.2.1.7 `uint8_t sampleTime`

Sample time in AD Clocks

Definition at line 217 of file `adc_driver.h`.

#### 14.1.2.1.8 `adc_trigger_t trigger`

ADC trigger type (software, hardware) - affects only the first control channel

Definition at line 220 of file `adc_driver.h`.

#### 14.1.2.1.9 `adc_trigger_sel_t triggerSel`

Trigger source selected from Trigger Latching and Arbitration Unit

Definition at line 222 of file `adc_driver.h`.

#### 14.1.2.1.10 `adc_voltage_reference_t voltageRef`

Voltage reference used

Definition at line 224 of file `adc_driver.h`.

#### 14.1.2.2 `struct adc_compare_config_t`

Defines the hardware compare configuration.

This structure is used to configure the hardware compare feature for the ADC

Implements : `adc_compare_config_t_Class`

Definition at line 236 of file `adc_driver.h`.

#### Data Fields

- `bool compareEnable`
- `bool compareGreaterThanEnable`
- `bool compareRangeFuncEnable`
- `uint16_t compVal1`
- `uint16_t compVal2`

### Field Documentation

#### 14.1.2.2.1 `bool compareEnable`

Enable the compare feature

Definition at line 238 of file `adc_driver.h`.

#### 14.1.2.2.2 `bool compareGreaterThanEnable`

Enable Greater-Than functionality

Definition at line 239 of file `adc_driver.h`.

#### 14.1.2.2.3 `bool compareRangeFuncEnable`

Enable Range functionality

Definition at line 240 of file `adc_driver.h`.

#### 14.1.2.2.4 `uint16_t compVal1`

First Compare Value

Definition at line 241 of file `adc_driver.h`.

#### 14.1.2.2.5 `uint16_t compVal2`

Second Compare Value

Definition at line 242 of file `adc_driver.h`.

#### 14.1.2.3 `struct adc_average_config_t`

Defines the hardware average configuration.

This structure is used to configure the hardware average feature for the ADC

Implements : `adc_average_config_t_Class`

Definition at line 253 of file `adc_driver.h`.

### Data Fields

- `bool hwAvgEnable`
- `adc_average_t hwAverage`

### Field Documentation

#### 14.1.2.3.1 `adc_average_t hwAverage`

Selection for number of samples used for averaging

Definition at line 256 of file `adc_driver.h`.

#### 14.1.2.3.2 `bool hwAvgEnable`

Enable averaging functionality

Definition at line 255 of file `adc_driver.h`.

#### 14.1.2.4 `struct adc_chan_config_t`

Defines the control channel configuration.

This structure is used to configure a control channel of the ADC

Implements : `adc_chan_config_t_Class`

Definition at line 267 of file `adc_driver.h`.

#### Data Fields

- `bool interruptEnable`
- `adc_inputchannel_t channel`

#### Field Documentation

##### 14.1.2.4.1 `adc_inputchannel_t channel`

Selection of input channel for measurement

Definition at line 270 of file `adc_driver.h`.

##### 14.1.2.4.2 `bool interruptEnable`

Enable interrupts for this channel

Definition at line 269 of file `adc_driver.h`.

##### 14.1.2.5 `struct adc_calibration_t`

Defines the user calibration configuration.

This structure is used to configure the user calibration parameters of the ADC.

Implements : `adc_calibration_t_Class`

Definition at line 281 of file `adc_driver.h`.

#### Data Fields

- `uint16_t userGain`
- `uint16_t userOffset`

#### Field Documentation

##### 14.1.2.5.1 `uint16_t userGain`

User-configurable gain

Definition at line 283 of file `adc_driver.h`.

##### 14.1.2.5.2 `uint16_t userOffset`

User-configurable Offset (2's complement, subtracted from result)

Definition at line 284 of file `adc_driver.h`.

#### 14.1.3 Enumeration Type Documentation

##### 14.1.3.1 `enum adc_average_t`

Hardware average selection.

Implements : `adc_average_t_Class`

#### Enumerator

**`ADC_AVERAGE_4`** Hardware average of 4 samples.

**`ADC_AVERAGE_8`** Hardware average of 8 samples.

**`ADC_AVERAGE_16`** Hardware average of 16 samples.

**ADC\_AVERAGE\_32** Hardware average of 32 samples.

Definition at line 138 of file `adc_driver.h`.

#### 14.1.3.2 enum `adc_clk_divide_t`

Clock Divider selection.

Implements : `adc_clk_divide_t_Class`

##### Enumerator

**ADC\_CLK\_DIVIDE\_1** Input clock divided by 1.

**ADC\_CLK\_DIVIDE\_2** Input clock divided by 2.

**ADC\_CLK\_DIVIDE\_4** Input clock divided by 4.

**ADC\_CLK\_DIVIDE\_8** Input clock divided by 8.

Definition at line 41 of file `adc_driver.h`.

#### 14.1.3.3 enum `adc_input_clock_t`

Input clock source selection.

Implements : `adc_input_clock_t_Class`

##### Enumerator

**ADC\_CLK\_ALT\_1** Input clock alternative 1.

**ADC\_CLK\_ALT\_2** Input clock alternative 2.

**ADC\_CLK\_ALT\_3** Input clock alternative 3.

**ADC\_CLK\_ALT\_4** Input clock alternative 4.

Definition at line 66 of file `adc_driver.h`.

#### 14.1.3.4 enum `adc_inputchannel_t`

Enumeration of input channels assignable to a control channel.

**Note 0:** entries in this enum are affected by `::FEATURE_ADC_NUM_EXT_CHANS`, which is device dependent and controlled from `"device_name"._features.h` file.

**Note 1:** the actual number of external channels may differ between device packages and ADC instances. Reading a channel that is not connected externally, will return a random value within the range. Please refer to the Reference Manual for the maximum number of external channels for each device variant and ADC instance.

Implements : `adc_inputchannel_t_Class`

##### Enumerator

**ADC\_INPUTCHAN\_EXT0** External input channel 0

**ADC\_INPUTCHAN\_EXT1** External input channel 1

**ADC\_INPUTCHAN\_EXT2** External input channel 2

**ADC\_INPUTCHAN\_EXT3** External input channel 3

**ADC\_INPUTCHAN\_EXT4** External input channel 4

**ADC\_INPUTCHAN\_EXT5** External input channel 5

**ADC\_INPUTCHAN\_EXT6** External input channel 6

**ADC\_INPUTCHAN\_EXT7** External input channel 7

**ADC\_INPUTCHAN\_EXT8** External input channel 8

**ADC\_INPUTCHAN\_EXT9** External input channel 9

***ADC\_INPUTCHAN\_EXT10*** External input channel 10  
***ADC\_INPUTCHAN\_EXT11*** External input channel 11  
***ADC\_INPUTCHAN\_EXT12*** External input channel 12  
***ADC\_INPUTCHAN\_EXT13*** External input channel 13  
***ADC\_INPUTCHAN\_EXT14*** External input channel 14  
***ADC\_INPUTCHAN\_EXT15*** External input channel 15  
***ADC\_INPUTCHAN\_DISABLED*** Channel disabled  
***ADC\_INPUTCHAN\_INT0*** Internal input channel 0  
***ADC\_INPUTCHAN\_INT1*** Internal input channel 1  
***ADC\_INPUTCHAN\_INT2*** Internal input channel 2  
***ADC\_INPUTCHAN\_INT3*** Internal input channel 3  
***ADC\_INPUTCHAN\_TEMP*** Temperature Sensor  
***ADC\_INPUTCHAN\_BANDGAP*** Band Gap  
***ADC\_INPUTCHAN\_VREFSH*** Voltage Reference Select High  
***ADC\_INPUTCHAN\_VREFSL*** Voltage Reference Select Low

Definition at line 156 of file adc\_driver.h.

#### 14.1.3.5 enum adc\_latch\_clear\_t

Defines the trigger latch clear method Implements : adc\_latch\_clear\_t\_Class.

#### Enumerator

***ADC\_LATCH\_CLEAR\_WAIT*** Clear by waiting all latched triggers to be processed  
***ADC\_LATCH\_CLEAR\_FORCE*** Process current trigger and clear all latched

Definition at line 291 of file adc\_driver.h.

#### 14.1.3.6 enum adc\_pretrigger\_sel\_t

Pretrigger types selectable from Trigger Latching and Arbitration Unit.

Implements : adc\_pretrigger\_sel\_t\_Class

#### Enumerator

***ADC\_PRETRIGGER\_SEL\_PDB*** PDB pretrigger selected.  
***ADC\_PRETRIGGER\_SEL\_TRGMUX*** TRGMUX pretrigger selected.  
***ADC\_PRETRIGGER\_SEL\_SW*** Software pretrigger selected.

Definition at line 90 of file adc\_driver.h.

#### 14.1.3.7 enum adc\_resolution\_t

Conversion resolution selection.

Implements : adc\_resolution\_t\_Class

#### Enumerator

***ADC\_RESOLUTION\_8BIT*** 8-bit resolution mode  
***ADC\_RESOLUTION\_12BIT*** 12-bit resolution mode  
***ADC\_RESOLUTION\_10BIT*** 10-bit resolution mode

Definition at line 54 of file adc\_driver.h.

#### 14.1.3.8 enum `adc_sw_pretrigger_t`

Software pretriggers which may be set from Trigger Latching and Arbitration Unit.

Implements : `adc_sw_pretrigger_t_Class`

Enumerator

**`ADC_SW_PRETRIGGER_DISABLED`** SW pretrigger disabled.

**`ADC_SW_PRETRIGGER_0`** SW pretrigger 0.

**`ADC_SW_PRETRIGGER_1`** SW pretrigger 1.

**`ADC_SW_PRETRIGGER_2`** SW pretrigger 2.

**`ADC_SW_PRETRIGGER_3`** SW pretrigger 3.

Definition at line 113 of file `adc_driver.h`.

#### 14.1.3.9 enum `adc_trigger_sel_t`

Trigger source selectable from Trigger Latching and Arbitration Unit.

Implements : `adc_trigger_sel_t_Class`

Enumerator

**`ADC_TRIGGER_SEL_PDB`** PDB trigger selected.

**`ADC_TRIGGER_SEL_TRGMUX`** TRGMUX trigger selected.

Definition at line 102 of file `adc_driver.h`.

#### 14.1.3.10 enum `adc_trigger_t`

Trigger type selection.

Implements : `adc_trigger_t_Class`

Enumerator

**`ADC_TRIGGER_SOFTWARE`** Software trigger.

**`ADC_TRIGGER_HARDWARE`** Hardware trigger.

Definition at line 79 of file `adc_driver.h`.

#### 14.1.3.11 enum `adc_voltage_reference_t`

Voltage reference selection.

Implements : `adc_voltage_reference_t_Class`

Enumerator

**`ADC_VOLTAGEREF_VREF`** VrefH and VrefL as Voltage reference.

**`ADC_VOLTAGEREF_VALT`** ValthH and ValthL as Voltage reference.

Definition at line 127 of file `adc_driver.h`.

### 14.1.4 Function Documentation

#### 14.1.4.1 void `ADC_DRV_AutoCalibration ( const uint32_t instance )`

Executes an Auto-Calibration.

This functions executes an Auto-Calibration sequence. It is recommended to run this sequence before using the ADC converter.

**Parameters**

<i>in</i>	<i>instance</i>	instance number
-----------	-----------------	-----------------

Definition at line 490 of file `adc_driver.c`.

#### 14.1.4.2 void ADC\_DRV\_ClearLatchedTriggers ( const uint32\_t *instance*, const adc\_latch\_clear\_t *clearMode* )

Clear latched triggers under processing.

This function clears all trigger latched flags of the ADC instance. This function must be called after the hardware trigger source for the ADC has been deactivated.

**Parameters**

<i>in</i>	<i>instance</i>	instance number of the ADC
<i>in</i>	<i>clearMode</i>	The clearing method for the latched triggers <ul style="list-style-type: none"> <li>• ADC_LATCH_CLEAR_WAIT : Wait for all latched triggers to be processed.</li> <li>• ADC_LATCH_CLEAR_FORCE : Clear latched triggers and wait for trigger being process to finish.</li> </ul>

Definition at line 605 of file `adc_driver.c`.

#### 14.1.4.3 void ADC\_DRV\_ClearTriggerErrors ( const uint32\_t *instance* )

Clear all latch trigger error.

This function clears all trigger error flags of the ADC instance.

**Parameters**

<i>in</i>	<i>instance</i>	instance number of the ADC
-----------	-----------------	----------------------------

Definition at line 630 of file `adc_driver.c`.

#### 14.1.4.4 void ADC\_DRV\_ConfigChan ( const uint32\_t *instance*, const uint8\_t *chanIndex*, const adc\_chan\_config\_t \*const *config* )

Configures the selected control channel with the given configuration structure.

When Software Trigger mode is enabled, configuring control channel index 0, implicitly triggers a new conversion on the selected ADC input channel. Therefore, `ADC_DRV_ConfigChan` can be used for sw-triggering conversions.

Configuring any control channel while it is actively controlling a conversion (sw or hw triggered) will implicitly abort the on-going conversion.

**Parameters**

<i>in</i>	<i>instance</i>	instance number
<i>in</i>	<i>chanIndex</i>	the control channel index
<i>in</i>	<i>config</i>	the configuration structure

Definition at line 331 of file `adc_driver.c`.

#### 14.1.4.5 void ADC\_DRV\_ConfigConverter ( const uint32\_t *instance*, const adc\_converter\_config\_t \*const *config* )

Configures the converter with the given configuration structure.

This function configures the ADC converter with the options provided in the provided structure.

**Parameters**

in	<i>instance</i>	instance number
in	<i>config</i>	the configuration structure

Definition at line 83 of file adc\_driver.c.

**14.1.4.6 void ADC\_DRV\_ConfigHwAverage ( const uint32\_t *instance*, const adc\_average\_config\_t \*const *config* )**

Configures the Hardware Average feature with the given configuration structure.

This function sets the configuration for the Hardware Average feature.

**Parameters**

in	<i>instance</i>	instance number
in	<i>config</i>	the configuration structure

Definition at line 268 of file adc\_driver.c.

**14.1.4.7 void ADC\_DRV\_ConfigHwCompare ( const uint32\_t *instance*, const adc\_compare\_config\_t \*const *config* )**

Configures the Hardware Compare feature with the given configuration structure.

This functions sets the configuration for the Hardware Compare feature using the configuration structure.

**Parameters**

in	<i>instance</i>	instance number
in	<i>config</i>	the configuration structure

Definition at line 205 of file adc\_driver.c.

**14.1.4.8 void ADC\_DRV\_ConfigUserCalibration ( const uint32\_t *instance*, const adc\_calibration\_t \*const *config* )**

Configures the User Calibration feature with the given configuration structure.

This function sets the configuration for the user calibration registers.

**Parameters**

in	<i>instance</i>	instance number
in	<i>config</i>	the configuration structure

Definition at line 551 of file adc\_driver.c.

**14.1.4.9 void ADC\_DRV\_GetChanConfig ( const uint32\_t *instance*, const uint8\_t *chanIndex*, adc\_chan\_config\_t \*const *config* )**

Gets the current control channel configuration for the selected channel index.

This function returns the configuration for a control channel

**Parameters**

in	<i>instance</i>	instance number
in	<i>chanIndex</i>	the control channel index
out	<i>config</i>	the configuration structure

Definition at line 352 of file adc\_driver.c.

**14.1.4.10 void ADC\_DRV\_GetChanResult ( const uint32\_t *instance*, const uint8\_t *chanIndex*, uint16\_t \*const *result* )**

Gets the last result for the selected control channel.

This function returns the conversion result from a control channel.

**Parameters**

in	<i>instance</i>	instance number
in	<i>chanIndex</i>	the converter control channel index
out	<i>result</i>	the result raw value

Definition at line 456 of file `adc_driver.c`.

#### 14.1.4.11 `bool ADC_DRV_GetConvCompleteFlag ( const uint32_t instance, const uint8_t chanIndex )`

Gets the control channel Conversion Complete Flag state.

This function returns the state of the Conversion Complete flag for a control channel. This flag is set when a conversion is complete or the condition generated by the Hardware Compare feature is evaluated to true.

**Parameters**

in	<i>instance</i>	instance number
in	<i>chanIndex</i>	the adc control channel index

**Returns**

the Conversion Complete Flag state

Definition at line 429 of file `adc_driver.c`.

#### 14.1.4.12 `void ADC_DRV_GetConverterConfig ( const uint32_t instance, adc_converter_config_t *const config )`

Gets the current converter configuration.

This functions returns the configuration for converter in the form of a configuration structure.

**Parameters**

in	<i>instance</i>	instance number
out	<i>config</i>	the configuration structure

Definition at line 110 of file `adc_driver.c`.

#### 14.1.4.13 `void ADC_DRV_GetHwAverageConfig ( const uint32_t instance, adc_average_config_t *const config )`

Gets the current Hardware Average configuration.

This function returns the configuration for the Hardware Average feature.

**Parameters**

in	<i>instance</i>	instance number
out	<i>config</i>	the configuration structure

Definition at line 287 of file `adc_driver.c`.

#### 14.1.4.14 `void ADC_DRV_GetHwCompareConfig ( const uint32_t instance, adc_compare_config_t *const config )`

Gets the current Hardware Compare configuration.

This function returns the configuration for the Hardware Compare feature.

**Parameters**

in	<i>instance</i>	instance number
out	<i>config</i>	the configuration structure

Definition at line 227 of file `adc_driver.c`.

#### 14.1.4.15 IRQn\_Type ADC\_DRV\_GetInterruptNumber ( const uint32\_t instance )

Returns the interrupt number for the ADC instance.

This function returns the interrupt number for the specified ADC instance.

##### Parameters

in	<i>instance</i>	instance number of the ADC
----	-----------------	----------------------------

##### Returns

irq\_number: the interrupt number (index) of the ADC instance, used to configure the interrupt

Definition at line 588 of file adc\_driver.c.

#### 14.1.4.16 uint32\_t ADC\_DRV\_GetTriggerErrorFlags ( const uint32\_t instance )

This function returns the trigger error flags bits of the ADC instance.

##### Parameters

in	<i>instance</i>	instance number of the ADC
----	-----------------	----------------------------

##### Returns

trigErrorFlags The Trigger Error Flags bit-mask

Definition at line 646 of file adc\_driver.c.

#### 14.1.4.17 void ADC\_DRV\_GetUserCalibration ( const uint32\_t instance, adc\_calibration\_t \*const config )

Gets the current User Calibration configuration.

This function returns the current user calibration register values.

##### Parameters

in	<i>instance</i>	instance number
out	<i>config</i>	the configuration structure

Definition at line 570 of file adc\_driver.c.

#### 14.1.4.18 void ADC\_DRV\_InitChanStruct ( adc\_chan\_config\_t \*const config )

Initializes the control channel configuration structure.

This function initializes the control channel configuration structure to default values (Reference Manual resets). This function should be called on a structure before using it to configure a channel (ADC\_DRV\_ConfigChan), otherwise all members must be written by the caller. This function insures that all members are written with safe values, so the user can modify only the desired members.

##### Parameters

out	<i>config</i>	the configuration structure
-----	---------------	-----------------------------

Definition at line 309 of file adc\_driver.c.

#### 14.1.4.19 void ADC\_DRV\_InitConverterStruct ( adc\_converter\_config\_t \*const config )

Initializes the converter configuration structure.

This function initializes the members of the [adc\\_converter\\_config\\_t](#) structure to default values (Reference Manual resets). This function should be called on a structure before using it to configure the converter with [ADC\\_DRV\\_InitConverter\(\)](#), otherwise all members must be written (initialized) by the user. This function insures that all members are written with safe values, so the user can modify only the desired members.

**Parameters**

out	<i>config</i>	the configuration structure
-----	---------------	-----------------------------

Definition at line 59 of file adc\_driver.c.

14.1.4.20 void ADC\_DRV\_InitHwAverageStruct ( adc\_average\_config\_t \*const config )

Initializes the Hardware Average configuration structure.

This function initializes the Hardware Average configuration structure to default values (Reference Manual resets). This function should be called before configuring the Hardware Average feature (ADC\_DRV\_ConfigHwAverage), otherwise all members must be written by the caller. This function insures that all members are written with safe values, so the user can modify the desired members.

**Parameters**

out	<i>config</i>	the configuration structure
-----	---------------	-----------------------------

Definition at line 252 of file adc\_driver.c.

14.1.4.21 void ADC\_DRV\_InitHwCompareStruct ( adc\_compare\_config\_t \*const config )

Initializes the Hardware Compare configuration structure.

This function initializes the Hardware Compare configuration structure to default values (Reference Manual resets). This function should be called before configuring the Hardware Compare feature (ADC\_DRV\_ConfigHwCompare), otherwise all members must be written by the caller. This function insures that all members are written with safe values, so the user can modify the desired members.

**Parameters**

out	<i>config</i>	the configuration structure
-----	---------------	-----------------------------

Definition at line 186 of file adc\_driver.c.

14.1.4.22 void ADC\_DRV\_InitUserCalibrationStruct ( adc\_calibration\_t \*const config )

Initializes the User Calibration configuration structure.

This function initializes the User Calibration configuration structure to default values (Reference Manual resets). This function should be called on a structure before using it to configure the User Calibration feature (ADC\_DRV\_↔ ConfigUserCalibration), otherwise all members must be written by the caller. This function insures that all members are written with safe values, so the user can modify only the desired members.

**Parameters**

out	<i>config</i>	the configuration structure
-----	---------------	-----------------------------

Definition at line 535 of file adc\_driver.c.

14.1.4.23 void ADC\_DRV\_Reset ( const uint32\_t instance )

Resets the converter (sets all configurations to reset values)

This function resets all the internal ADC registers to reset values.

**Parameters**

in	<i>instance</i>	instance number
----	-----------------	-----------------

Definition at line 137 of file adc\_driver.c.

14.1.4.24 void ADC\_DRV\_SetSwPretrigger ( const uint32\_t instance, const adc\_sw\_pretrigger\_t swPretrigger )

This function sets the software pretrigger - affects only first 4 control channels.

**Parameters**

<i>in</i>	<i>instance</i>	instance number
<i>in</i>	<i>swPretrigger</i>	the swPretrigger to be enabled

Definition at line 372 of file adc\_driver.c.

14.1.4.25 void ADC\_DRV\_WaitConvDone ( const uint32\_t *instance* )

Waits for a conversion/calibration to finish.

This functions waits for a conversion to complete by continuously polling the Conversion Active Flag.

**Parameters**

<i>in</i>	<i>instance</i>	instance number
-----------	-----------------	-----------------

Definition at line 409 of file adc\_driver.c.

## 14.2 Analog to Digital Converter (ADC)

### 14.2.1 Detailed Description

The S32 SDK provides a Peripheral Driver (PD) for the Analog to Digital Converter (ADC) module of S32 SDK devices.

#### Modules

- [ADC Driver](#)

*Analog to Digital Converter Peripheral Driver.*

**14.3 Backward Compatibility Symbols for S32K144**

This module covers backward compatibility symbols.

## 14.4 CRC Driver

### 14.4.1 Detailed Description

This section describes the programming interface of the CRC driver.

#### Data Structures

- struct [crc\\_user\\_config\\_t](#)  
*CRC configuration structure. Implements : [crc\\_user\\_config\\_t\\_Class](#). [More...](#)*

#### Macros

- #define [CRC\\_DEFAULT\\_WRITE\\_TRANSPOSE](#) [CRC\\_TRANSPOSE\\_NONE](#)
- #define [CRC\\_DEFAULT\\_SEED](#) (0xFFFFU)

#### Enumerations

- enum [crc\\_transpose\\_t](#) { [CRC\\_TRANSPOSE\\_NONE](#) = 0x00U, [CRC\\_TRANSPOSE\\_BITS](#) = 0x01U, [CRC\\_TRANSPOSE\\_BITS\\_AND\\_BYTES](#) = 0x02U, [CRC\\_TRANSPOSE\\_BYTES](#) = 0x03U }
- CRC type of transpose of read write data Implements : [crc\\_transpose\\_t\\_Class](#).*

#### CRC DRIVER API

- status\_t [CRC\\_DRV\\_Init](#) (uint32\_t instance, const [crc\\_user\\_config\\_t](#) \*userConfigPtr)  
*Initializes the CRC module.*
- status\_t [CRC\\_DRV\\_Deinit](#) (uint32\_t instance)  
*Sets the default configuration.*
- uint32\_t [CRC\\_DRV\\_GetCrc32](#) (uint32\_t instance, uint32\_t data, bool newSeed, uint32\_t seed)  
*Appends 32-bit data to the current CRC calculation and returns new result.*
- uint32\_t [CRC\\_DRV\\_GetCrc16](#) (uint32\_t instance, uint16\_t data, bool newSeed, uint32\_t seed)  
*Appends 16-bit data to the current CRC calculation and returns new result.*
- uint32\_t [CRC\\_DRV\\_GetCrc8](#) (uint32\_t instance, uint8\_t data, bool newSeed, uint32\_t seed)  
*Appends 8-bit data to the current CRC calculation and returns new result.*
- void [CRC\\_DRV\\_WriteData](#) (uint32\_t instance, const uint8\_t \*data, uint32\_t dataSize)  
*Appends a block of bytes to the current CRC calculation.*
- uint32\_t [CRC\\_DRV\\_GetCrcResult](#) (uint32\_t instance)  
*Returns the current result of the CRC calculation.*
- status\_t [CRC\\_DRV\\_Configure](#) (uint32\_t instance, const [crc\\_user\\_config\\_t](#) \*userConfigPtr)  
*Configures the CRC module from a user configuration structure.*
- status\_t [CRC\\_DRV\\_GetConfig](#) (uint32\_t instance, [crc\\_user\\_config\\_t](#) \*const userConfigPtr)  
*Get configures of the CRC module currently.*
- status\_t [CRC\\_DRV\\_GetDefaultConfig](#) ([crc\\_user\\_config\\_t](#) \*const userConfigPtr)  
*Get default configures the CRC module for configuration structure.*

### 14.4.2 Data Structure Documentation

#### 14.4.2.1 struct [crc\\_user\\_config\\_t](#)

CRC configuration structure. Implements : [crc\\_user\\_config\\_t\\_Class](#).

Definition at line 87 of file [crc\\_driver.h](#).

## Data Fields

- [crc\\_transpose\\_t writeTranspose](#)
- [bool complementChecksum](#)
- [uint32\\_t seed](#)

## Field Documentation

14.4.2.1.1 `bool complementChecksum`

True if the result shall be complement of the actual checksum.

Definition at line 99 of file `crc_driver.h`.

14.4.2.1.2 `uint32_t seed`

Starting checksum value.

Definition at line 100 of file `crc_driver.h`.

14.4.2.1.3 `crc_transpose_t writeTranspose`

Type of transpose when writing CRC input data.

Definition at line 98 of file `crc_driver.h`.

## 14.4.3 Macro Definition Documentation

14.4.3.1 `#define CRC_DEFAULT_SEED (0xFFFFFU)`

Definition at line 44 of file `crc_driver.h`.

14.4.3.2 `#define CRC_DEFAULT_WRITE_TRANSPOSE CRC_TRANSPOSE_NONE`

Definition at line 42 of file `crc_driver.h`.

## 14.4.4 Enumeration Type Documentation

14.4.4.1 `enum crc_transpose_t`

CRC type of transpose of read write data Implements : `crc_transpose_t_Class`.

## Enumerator

**`CRC_TRANSPOSE_NONE`** No transpose

**`CRC_TRANSPOSE_BITS`** Transpose bits in bytes

**`CRC_TRANSPOSE_BITS_AND_BYTES`** Transpose bytes and bits in bytes

**`CRC_TRANSPOSE_BYTES`** Transpose bytes

Definition at line 50 of file `crc_driver.h`.

## 14.4.5 Function Documentation

14.4.5.1 `status_t CRC_DRV_Configure ( uint32_t instance, const crc_user_config_t * userConfigPtr )`

Configures the CRC module from a user configuration structure.

This function configures the CRC module from a user configuration structure

**Parameters**

in	<i>instance</i>	The CRC instance number
in	<i>userConfigPtr</i>	Pointer to structure of initialization

**Returns**

Execution status (success)

Definition at line 239 of file `crc_driver.c`.

**14.4.5.2 status\_t CRC\_DRV\_Deinit ( uint32\_t instance )**

Sets the default configuration.

This function sets the default configuration

**Parameters**

in	<i>instance</i>	The CRC instance number
----	-----------------	-------------------------

**Returns**

Execution status (success)

Definition at line 91 of file `crc_driver.c`.

**14.4.5.3 status\_t CRC\_DRV\_GetConfig ( uint32\_t instance, crc\_user\_config\_t \*const userConfigPtr )**

Get configures of the CRC module currently.

This function Get configures of the CRC module currently

**Parameters**

in	<i>instance</i>	The CRC instance number
in	<i>userConfigPtr</i>	Pointer to structure of initialization

**Returns**

Execution status (success)

Definition at line 271 of file `crc_driver.c`.

**14.4.5.4 uint32\_t CRC\_DRV\_GetCrc16 ( uint32\_t instance, uint16\_t data, bool newSeed, uint32\_t seed )**

Appends 16-bit data to the current CRC calculation and returns new result.

This function appends 16-bit data to the current CRC calculation and returns new result. If the `newSeed` is true, seed set and result are calculated from the seed new value (new CRC calculation)

**Parameters**

in	<i>instance</i>	The CRC instance number
in	<i>data</i>	Input data for CRC calculation
in	<i>newSeed</i>	Sets new CRC calculation <ul style="list-style-type: none"> <li>• true: New seed set and used for new calculation.</li> <li>• false: Seed argument ignored, continues old calculation.</li> </ul>
in	<i>seed</i>	New seed if <code>newSeed</code> is true, else ignored

**Returns**

New CRC result

Definition at line 142 of file `crc_driver.c`.

#### 14.4.5.5 `uint32_t CRC_DRV_GetCrc32 ( uint32_t instance, uint32_t data, bool newSeed, uint32_t seed )`

Appends 32-bit data to the current CRC calculation and returns new result.

This function appends 32-bit data to the current CRC calculation and returns new result. If the `newSeed` is true, seed set and result are calculated from the seed new value (new CRC calculation)

**Parameters**

in	<i>instance</i>	The CRC instance number
in	<i>data</i>	Input data for CRC calculation
in	<i>newSeed</i>	Sets new CRC calculation <ul style="list-style-type: none"> <li>• true: New seed set and used for new calculation.</li> <li>• false: Seed argument ignored, continues old calculation.</li> </ul>
in	<i>seed</i>	New seed if <code>newSeed</code> is true, else ignored

**Returns**

New CRC result

Definition at line 111 of file `crc_driver.c`.

#### 14.4.5.6 `uint32_t CRC_DRV_GetCrc8 ( uint32_t instance, uint8_t data, bool newSeed, uint32_t seed )`

Appends 8-bit data to the current CRC calculation and returns new result.

This function appends 8-bit data to the current CRC calculation and returns new result. If the `newSeed` is true, seed set and result are calculated from the seed new value (new CRC calculation)

**Parameters**

in	<i>instance</i>	The CRC instance number
in	<i>data</i>	Input data for CRC calculation
in	<i>newSeed</i>	Sets new CRC calculation <ul style="list-style-type: none"> <li>• true: New seed set and used for new calculation.</li> <li>• false: Seed argument ignored, continues old calculation.</li> </ul>
in	<i>seed</i>	New seed if <code>newSeed</code> is true, else ignored

**Returns**

New CRC result

Definition at line 172 of file `crc_driver.c`.

#### 14.4.5.7 `uint32_t CRC_DRV_GetCrcResult ( uint32_t instance )`

Returns the current result of the CRC calculation.

This function returns the current result of the CRC calculation

**Parameters**

<i>in</i>	<i>instance</i>	The CRC instance number
-----------	-----------------	-------------------------

**Returns**

Result of CRC calculation

Definition at line 223 of file `crc_driver.c`.

#### 14.4.5.8 `status_t CRC_DRV_GetDefaultConfig ( crc_user_config_t *const userConfigPtr )`

Get default configures the CRC module for configuration structure.

This function Get default configures the CRC module for user configuration structure

**Parameters**

<i>in</i>	<i>userConfigPtr</i>	Pointer to structure of initialization
-----------	----------------------	--

**Returns**

Execution status (success)

Definition at line 303 of file `crc_driver.c`.

#### 14.4.5.9 `status_t CRC_DRV_Init ( uint32_t instance, const crc_user_config_t * userConfigPtr )`

Initializes the CRC module.

This function initializes CRC driver based on user configuration input. The user must make sure that the clock is enabled

**Parameters**

<i>in</i>	<i>instance</i>	The CRC instance number
<i>in</i>	<i>userConfigPtr</i>	Pointer to structure of initialization

**Returns**

Execution status (success)

Definition at line 68 of file `crc_driver.c`.

#### 14.4.5.10 `void CRC_DRV_WriteData ( uint32_t instance, const uint8_t * data, uint32_t dataSize )`

Appends a block of bytes to the current CRC calculation.

This function appends a block of bytes to the current CRC calculation

**Parameters**

<i>in</i>	<i>instance</i>	The CRC instance number
<i>in</i>	<i>data</i>	Data for current CRC calculation
<i>in</i>	<i>dataSize</i>	Length of data to be calculated

Definition at line 200 of file `crc_driver.c`.

## 14.5 CRC Driver

### Basic Operations of CRC

1. To initialize the CRC module, call [CRC\\_DRV\\_Init\(\)](#) function and pass the user configuration data structure to it.

This is example code to configure the CRC driver:

```
#define INST_CRC1 (0U)

/* CRC-16-CCITT standard configuration as follows */
/* Configuration structure crcl_InitConfig0 */
const crc_user_config_t crcl_InitConfig0 = {
    .crcWidth = CRC_BITS_16,
    .seed = 0xFFFFU,
    .polynomial = 0x1021U,
    .writeTranspose = CRC_TRANSPOSE_NONE,
    .readTranspose = CRC_TRANSPOSE_NONE,
    .complementChecksum = false
};

/* KERMIT standard configuration as follows */
/* Configuration structure crcl_InitConfig1 */
const crc_user_config_t crcl_InitConfig1 = {
    .crcWidth = CRC_BITS_16,
    .seed = 0U,
    .polynomial = 0x1021U,
    .writeTranspose = CRC_TRANSPOSE_BITS,
    .readTranspose = CRC_TRANSPOSE_BITS,
    .complementChecksum = false
};

/* Initializes the CRC */
CRC_DRV_Init(INST_CRC1, &crcl_InitConfig0);
```

1. To configuration and operation CRC module: Function [CRC\\_DRV\\_Configure\(\)](#) shall be used to write user configuration to CRC hardware module before starting operation by calling [CRC\\_DRV\\_WriteData\(\)](#). Finally, using [CRC\\_DRV\\_GetCrcResult\(\)](#) function to get the result of CRC calculation.

This is example code to Configure and get CRC block:

```
#define INST_CRC1 (0U)

uint8_t buffer[] = { 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39, 0x30 };
uint32_t result;

/* Set the CRC configuration */
CRC_DRV_Configure(INST_CRC1, &crcl_InitConfig0);
/* Write data to the current CRC calculation */
CRC_DRV_WriteData(INST_CRC1, buffer, 10U);
/* Get result of CRC calculation (0x3218U) */
result = CRC_DRV_GetCrcResult(INST_CRC1);

/* Set the other CRC configuration */
CRC_DRV_Configure(INST_CRC1, &crcl_InitConfig1);
/* Write data to the current CRC calculation */
CRC_DRV_WriteData(INST_CRC1, buffer, 10U);
/* Get result of CRC calculation (0x6B28U) */
result = CRC_DRV_GetCrcResult(INST_CRC1);

/* De-init */
CRC_DRV_Deinit(INST_CRC1);
```

1. To Get result of 32-bit data then call [CRC\\_DRV\\_GetCrc32\(\)](#) function.

```
#define INST_CRC1 (0U)

uint32_t seed = 0xFFFFFFFFU;
uint32_t data = 0x12345678U;
uint32_t result;

/* Get result of 32-bit data */
result = CRC_DRV_GetCrc32(INST_CRC1, data, true, seed);
```

2. To Get result of 16-bit data then call [CRC\\_DRV\\_GetCrc16\(\)](#) function.

```
#define INST_CRC1 (0U)

uint32_t seed = 0xFFFFU;
uint16_t data = 0x1234U;
uint32_t result;

/* Get result of 16-bit data */
result = CRC_DRV_GetCrc16(INST_CRC1, data, true, seed);
```

3. To Get current configuration of the CRC module, just call [CRC\\_DRV\\_GetConfig\(\)](#) function.

```
#define INST_CRC1 (0U)
crc_user_config_t crcl_InitConfig0;

/* Get current configuration of the CRC module */
CRC_DRV_GetConfig(INST_CRC1, &crcl_InitConfig0);
```

4. To Get default configuration of the CRC module, just call [CRC\\_DRV\\_GetDefaultConfig\(\)](#) function.

```
#define INST_CRC1 (0U)
crc_user_config_t crcl_InitConfig0;

/* Get default configuration of the CRC module */
CRC_DRV_GetDefaultConfig(INST_CRC1, &crcl_InitConfig0);
```

## 14.6 CSEc Driver

### 14.6.1 Detailed Description

Cryptographic Services Engine Peripheral Driver.

#### How to use the CSEc driver in your application

To access the command feature set, the part must be configured for EEE operation, using the PGMPART command. This can be implemented by using the Flash driver. By enabling security features and configuring a number of user keys, the total size of the 4 KByte EEERAM will be reduced by the space required to store the user keys. The user key space will then effectively be unaddressable space in the EEERAM.

At the bottom of this page is an example of making this configuration using the Flash driver. For more details related to the FLASH\_DRV\_DEFlashPartition function, please refer to the Flash driver documentation. Please note that this configuration is required only once and should not be lunched from Flash memory.

In order to use the CSEc driver in your application, the **CSEC\_DRV\_Init** function should be called prior to using the rest of the API. The parameter of this function is used for holding the internal state of the driver throughout the lifetime of the application.

#### Key/seed/random number generation

This is the high level flow in which to initialize and generate random numbers.

1. Run **CSEC\_DRV\_InitRNG** to initialize a random seed from the internal TRNG
  - **CSEC\_DRV\_InitRNG** must be run after every POR, and before the first execution of **CSEC\_DRV\_GenerateRND**
  - Note that if the next step (run **CSEC\_DRV\_GenerateRND**) is run without initializing the seed, **CSEC\_RNG\_SEED** will be returned.
2. Run **CSEC\_DRV\_GenerateRND** to generate a random number The PRNG uses the PRNG\_STATE/KEY and Seed per SHE spec and the AIS20 standard.
3. For additional random numbers the user may continue executing **CSEC\_DRV\_GenerateRND** unless a POR event occurred.

#### Memory update protocol

In order to update a key, the user must have knowledge of a valid authentication secret, i.e. another key (AuthID). If the key AuthID is empty, the key update will only work if AuthID = ID (the key that will be updated will represent the AuthID from now on), otherwise **CSEC\_KEY\_EMPTY** is returned.

The M1-M3 values need to be computed according to the SHE Specification in order to update a key slot. The **CSEC\_DRV\_LoadKey** function will require those values. After successfully updating the key slot, two verification values will be returned: M4 and M5. The user can compute the two values and compare them with the ones returned by the **CSEC\_DRV\_LoadKey** function in order to ensure the slot was updated as desired. Please refer to the CSEc driver example for a reference implementation of the memory update protocol.

#### Examples:

##### Using the Flash driver to partition Flash for CSEc operation

```
flash_ssd_config_t flashSSDConfig;
FLASH_DRV_Init(&flashl_InitConfig0, &flashSSDConfig);

/* Configure the part for EEE operation, with 20 keys for CSEc */
FLASH_DRV_DEFlashPartition(&flashSSDConfig, 0x2, 0x4, 0x3, false);
```

#### Encryption using AES EBC mode

```

uint8_t plainText[16] = {0x00, 0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88,
    0x99, 0xAA, 0xBB, 0xCC, 0xDD, 0xEE, 0xFF};
uint8_t plainKey[16] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
    0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f};

csec_error_code_t stat;
uint8_t cipherText[16];

csec_state_t csecState;

CSEC_DRV_Init(&csecState);

stat = CSEC_DRV_LoadPlainKey(plainKey);
if (stat != CSEC_NO_ERROR)
{
    /* Loading the key failed, encryption will not have the expected result */
    return false;
}

stat = CSEC_DRV_EncryptECB(CSEC_RAM_KEY, plainText, 16, cipherText);
if (stat != CSEC_NO_ERROR)
{
    /* Encryption was successful */
    return true;
}

```

### Generating and verifying CMAC for a message

```

uint8_t plainKey[16] = {0x2b, 0x7e, 0x15, 0x16, 0x28, 0xae, 0xd2, 0xa6, 0xab,
    0xf7, 0x15, 0x88, 0x09, 0xcf, 0x4f, 0x3c};
uint8_t msg[16] = {0x00, 0x01, 0x02, 0x03, 0x04, 0x05, 0x06, 0x07, 0x08,
    0x09, 0x0a, 0x0b, 0x0c, 0x0d, 0x0e, 0x0f};
uint8_t cmac[16];
bool verifStatus;
csec_error_code_t stat;

csec_state_t csecState;

CSEC_DRV_Init(&csecState);

stat = CSEC_DRV_LoadPlainKey(plainKey);
if (stat != CSEC_NO_ERROR)
    return false;

stat = CSEC_DRV_GenerateMAC(CSEC_RAM_KEY, msg, 128, cmac);
if (stat != CSEC_NO_ERROR)
    return false;

stat = CSEC_DRV_VerifyMAC(CSEC_RAM_KEY, msg, 128, cmac, 128, &verifStatus);
if (stat != CSEC_NO_ERROR)
    return false;

if (!verifStatus)
{
    /* The given CMAC did not matched with the one computed internally */
    return false;
}

```

### Generating random bits

```

csec_error_code_t stat;
csec_status_t status;
uint8_t rnd[16];

csec_state_t csecState;

CSEC_DRV_Init(&csecState);

stat = CSEC_DRV_InitRNG();
if (stat != CSEC_NO_ERROR)
    return false;

/* Check RNG is initialized */
status = CSEC_DRV_GetStatus();
if (!(status & CSEC_STATUS_RND_INIT))
    return false;

stat = CSEC_DRV_GenerateRND(rnd);
if (stat != CSEC_NO_ERROR)
    return false;

```

## Data Structures

- struct `csec_state_t`  
Internal driver state information. [More...](#)

## Macros

- #define `CSEC_STATUS_BUSY` (0x1U)  
The bit is set whenever SHE is processing a command.
- #define `CSEC_STATUS_SECURE_BOOT` (0x2U)  
The bit is set if the secure booting is activated.
- #define `CSEC_STATUS_BOOT_INIT` (0x4U)  
The bit is set if the secure booting has been personalized during the boot sequence.
- #define `CSEC_STATUS_BOOT_FINISHED` (0x8U)  
The bit is set when the secure booting has been finished by calling either `CMD_BOOT_FAILURE` or `CMD_BOOT_OK` or if `CMD_SECURE_BOOT` failed in verifying `BOOT_MAC`.
- #define `CSEC_STATUS_BOOT_OK` (0x10U)  
The bit is set if the secure booting (`CMD_SECURE_BOOT`) succeeded. If `CMD_BOOT_FAILURE` is called the bit is erased.
- #define `CSEC_STATUS_RND_INIT` (0x20U)  
The bit is set if the random number generator has been initialized.
- #define `CSEC_STATUS_EXT_DEBUGGER` (0x40U)  
The bit is set if an external debugger is connected to the chip.
- #define `CSEC_STATUS_INT_DEBUGGER` (0x80U)  
The bit is set if the internal debugging mechanisms of SHE are activated.

## Typedefs

- typedef `uint8_t csec_status_t`  
Represents the status of the CSEc module. Provides one bit for each status code as per SHE specification. `CSEC_C_STATUS_*` masks can be used for verifying the status.
- typedef `void(* csec_callback_t)(csec_cmd_t completedCmd, void *callbackParam)`  
CSEc asynchronous command complete callback function type.

## Enumerations

- enum `csec_key_id_t` {  
`CSEC_SECRET_KEY` = 0x0U, `CSEC_MASTER_ECU`, `CSEC_BOOT_MAC_KEY`, `CSEC_BOOT_MAC`,  
`CSEC_KEY_1`, `CSEC_KEY_2`, `CSEC_KEY_3`, `CSEC_KEY_4`,  
`CSEC_KEY_5`, `CSEC_KEY_6`, `CSEC_KEY_7`, `CSEC_KEY_8`,  
`CSEC_KEY_9`, `CSEC_KEY_10`, `CSEC_RAM_KEY` = 0xFU, `CSEC_KEY_11` = 0x14U,  
`CSEC_KEY_12`, `CSEC_KEY_13`, `CSEC_KEY_14`, `CSEC_KEY_15`,  
`CSEC_KEY_16`, `CSEC_KEY_17`, `CSEC_KEY_18`, `CSEC_KEY_19`,  
`CSEC_KEY_20`, `CSEC_KEY_21` }
- Specify the KeyID to be used to implement the requested cryptographic operation.
- enum `csec_cmd_t` {  
`CSEC_CMD_ENC_ECB` = 0x1U, `CSEC_CMD_ENC_CBC`, `CSEC_CMD_DEC_ECB`, `CSEC_CMD_DEC_CBC`,  
`CSEC_CMD_GENERATE_MAC`, `CSEC_CMD_VERIFY_MAC`, `CSEC_CMD_LOAD_KEY`, `CSEC_CMD_LOAD_PLAIN_KEY`,  
`CSEC_CMD_EXPORT_RAM_KEY`, `CSEC_CMD_INIT_RNG`, `CSEC_CMD_EXTEND_SEED`, `CSEC_CMD_RND`,  
`CSEC_CMD_RESERVED_1`, `CSEC_CMD_BOOT_FAILURE`, `CSEC_CMD_BOOT_OK`, `CSEC_CMD_GENERATE`

T\_ID,  
 CSEC\_CMD\_BOOT\_DEFINE, CSEC\_CMD\_DBG\_CHAL, CSEC\_CMD\_DBG\_AUTH, CSEC\_CMD\_TRN↔  
 G\_RND,  
 CSEC\_CMD\_RESERVED\_2, CSEC\_CMD\_MP\_COMPRESS }

*CSEc commands which follow the same values as the SHE command definition.*

- enum `csec_call_sequence_t` { CSEC\_CALL\_SEQ\_FIRST, CSEC\_CALL\_SEQ\_SUBSEQUENT }  
*Specifies if the information is the first or a following function call.*
- enum `csec_boot_flavor_t` { CSEC\_BOOT\_STRICT, CSEC\_BOOT\_SERIAL, CSEC\_BOOT\_PARALLEL, C↔  
 SEC\_BOOT\_NOT\_DEFINED }  
*Specifies the boot type for the BOOT\_DEFINE command.*

## Functions

- void `CSEC_DRV_Init` (`csec_state_t` \*state)  
*Initializes the internal state of the driver and enables the FTFC interrupt.*
- void `CSEC_DRV_Deinit` (void)  
*Clears the internal state of the driver and disables the FTFC interrupt.*
- status\_t `CSEC_DRV_EncryptECB` (`csec_key_id_t` keyId, const uint8\_t \*plainText, uint32\_t length, uint8\_t \*cipherText)  
*Performs the AES-128 encryption in ECB mode.*
- status\_t `CSEC_DRV_DecryptECB` (`csec_key_id_t` keyId, const uint8\_t \*cipherText, uint32\_t length, uint8\_t \*plainText)  
*Performs the AES-128 decryption in ECB mode.*
- status\_t `CSEC_DRV_EncryptCBC` (`csec_key_id_t` keyId, const uint8\_t \*plainText, uint32\_t length, const uint8\_t \*iv, uint8\_t \*cipherText)  
*Performs the AES-128 encryption in CBC mode.*
- status\_t `CSEC_DRV_DecryptCBC` (`csec_key_id_t` keyId, const uint8\_t \*cipherText, uint16\_t length, const uint8\_t \*iv, uint8\_t \*plainText)  
*Performs the AES-128 decryption in CBC mode.*
- status\_t `CSEC_DRV_GenerateMAC` (`csec_key_id_t` keyId, const uint8\_t \*msg, uint32\_t msgLen, uint8\_t ↔  
 \*cmac)  
*Calculates the MAC of a given message using CMAC with AES-128.*
- status\_t `CSEC_DRV_GenerateMACAddrMode` (`csec_key_id_t` keyId, const uint8\_t \*msg, uint32\_t msgLen, uint8\_t \*cmac)  
*Calculates the MAC of a given message (located in Flash) using CMAC with AES-128.*
- status\_t `CSEC_DRV_VerifyMAC` (`csec_key_id_t` keyId, const uint8\_t \*msg, uint32\_t msgLen, const uint8\_t \*mac, uint16\_t macLen, bool \*verifStatus)  
*Verifies the MAC of a given message using CMAC with AES-128.*
- status\_t `CSEC_DRV_VerifyMACAddrMode` (`csec_key_id_t` keyId, const uint8\_t \*msg, uint32\_t msgLen, const uint8\_t \*mac, uint16\_t macLen, bool \*verifStatus)  
*Verifies the MAC of a given message (located in Flash) using CMAC with AES-128.*
- status\_t `CSEC_DRV_LoadKey` (`csec_key_id_t` keyId, const uint8\_t \*m1, const uint8\_t \*m2, const uint8\_t \*m3, uint8\_t \*m4, uint8\_t \*m5)  
*Updates an internal key per the SHE specification.*
- status\_t `CSEC_DRV_LoadPlainKey` (const uint8\_t \*plainKey)  
*Updates the RAM key memory slot with a 128-bit plaintext.*
- status\_t `CSEC_DRV_ExportRAMKey` (uint8\_t \*m1, uint8\_t \*m2, uint8\_t \*m3, uint8\_t \*m4, uint8\_t \*m5)  
*Exports the RAM\_KEY into a format protected by SECRET\_KEY.*
- status\_t `CSEC_DRV_InitRNG` (void)  
*Initializes the seed and derives a key for the PRNG.*
- status\_t `CSEC_DRV_ExtendSeed` (const uint8\_t \*entropy)  
*Extends the seed of the PRNG.*

- `status_t CSEC_DRV_GenerateRND` (`uint8_t *rnd`)  
*Generates a vector of 128 random bits.*
- `status_t CSEC_DRV_BootFailure` (`void`)  
*Signals a failure detected during later stages of the boot process.*
- `status_t CSEC_DRV_BootOK` (`void`)  
*Marks a successful boot verification during later stages of the boot process.*
- `status_t CSEC_DRV_BootDefine` (`uint32_t bootSize`, `csec_boot_flavor_t bootFlavor`)  
*Implements an extension of the SHE standard to define both the user boot size and boot method.*
- `static csec_status_t CSEC_DRV_GetStatus` (`void`)  
*Returns the content of the status register.*
- `status_t CSEC_DRV_GetID` (`const uint8_t *challenge`, `uint8_t *uid`, `uint8_t *sreg`, `uint8_t *mac`)  
*Returns the identity (UID) and the value of the status register protected by a MAC over a challenge and the data.*
- `status_t CSEC_DRV_DbgChal` (`uint8_t *challenge`)  
*Obtains a random number which the user shall use along with the MASTER\_ECU\_KEY and UID to return an authorization request.*
- `status_t CSEC_DRV_DbgAuth` (`const uint8_t *authorization`)  
*Erases all keys (actual and outdated) stored in NVM Memory if the authorization is confirmed by CSEc.*
- `status_t CSEC_DRV_MPCompress` (`const uint8_t *msg`, `uint16_t msgLen`, `uint8_t *mpCompress`)  
*Compresses the given messages by accessing the Miyaguchi-Prenell compression feature with in the CSEc feature set.*
- `status_t CSEC_DRV_EncryptECBAsync` (`csec_key_id_t keyId`, `const uint8_t *plainText`, `uint32_t length`, `uint8_t *cipherText`)  
*Asynchronously performs the AES-128 encryption in ECB mode.*
- `status_t CSEC_DRV_DecryptECBAsync` (`csec_key_id_t keyId`, `const uint8_t *cipherText`, `uint32_t length`, `uint8_t *plainText`)  
*Asynchronously performs the AES-128 decryption in ECB mode.*
- `status_t CSEC_DRV_EncryptCBCAsync` (`csec_key_id_t keyId`, `const uint8_t *cipherText`, `uint16_t length`, `const uint8_t *iv`, `uint8_t *plainText`)  
*Asynchronously performs the AES-128 encryption in CBC mode.*
- `status_t CSEC_DRV_DecryptCBCAsync` (`csec_key_id_t keyId`, `const uint8_t *cipherText`, `uint32_t length`, `const uint8_t *iv`, `uint8_t *plainText`)  
*Asynchronously performs the AES-128 decryption in CBC mode.*
- `status_t CSEC_DRV_GenerateMACAsync` (`csec_key_id_t keyId`, `const uint8_t *msg`, `uint32_t msgLen`, `uint8_t *cmac`)  
*Asynchronously calculates the MAC of a given message using CMAC with AES-128.*
- `status_t CSEC_DRV_VerifyMACAsync` (`csec_key_id_t keyId`, `const uint8_t *msg`, `uint32_t msgLen`, `const uint8_t *mac`, `uint16_t macLen`, `bool *verifStatus`)  
*Asynchronously verifies the MAC of a given message using CMAC with AES-128.*
- `status_t CSEC_DRV_GetAsyncCmdStatus` (`void`)  
*Checks the status of the execution of an asynchronous command.*
- `void CSEC_DRV_InstallCallback` (`csec_callback_t callbackFunc`, `void *callbackParam`)  
*Installs a callback function which will be invoked when an asynchronous command finishes its execution.*

## 14.6.2 Data Structure Documentation

### 14.6.2.1 struct csec\_state\_t

Internal driver state information.

#### Note

The contents of this structure are internal to the driver and should not be modified by users. Also, contents of the structure are subject to change in future releases.

Implements : `csec_state_t_Class`

Definition at line 196 of file `csec_driver.h`.

## Data Fields

- bool `cmdInProgress`
- `csec_cmd_t` `cmd`
- const uint8\_t \* `inputBuff`
- uint8\_t \* `outputBuff`
- uint32\_t `index`
- uint32\_t `fullSize`
- uint32\_t `partSize`
- `csec_key_id_t` `keyId`
- status\_t `errCode`
- const uint8\_t \* `iv`
- `csec_call_sequence_t` `seq`
- uint32\_t `msgLen`
- bool \* `verifStatus`
- bool `macWritten`
- const uint8\_t \* `mac`
- uint32\_t `macLen`
- `csec_callback_t` `callback`
- void \* `callbackParam`

## Field Documentation

### 14.6.2.1.1 `csec_callback_t` `callback`

The callback invoked when an asynchronous command is completed

Definition at line 213 of file `csec_driver.h`.

### 14.6.2.1.2 void\* `callbackParam`

User parameter for the command completion callback

Definition at line 214 of file `csec_driver.h`.

### 14.6.2.1.3 `csec_cmd_t` `cmd`

Specifies the type of the command in execution

Definition at line 198 of file `csec_driver.h`.

### 14.6.2.1.4 bool `cmdInProgress`

Specifies if a command is in progress

Definition at line 197 of file `csec_driver.h`.

### 14.6.2.1.5 status\_t `errCode`

Specifies the error code of the last executed command

Definition at line 205 of file `csec_driver.h`.

### 14.6.2.1.6 uint32\_t `fullSize`

Specifies the size of the input of the command in execution

Definition at line 202 of file `csec_driver.h`.

### 14.6.2.1.7 uint32\_t `index`

Specifies the index in the input buffer of the command in execution

Definition at line 201 of file `csec_driver.h`.

**14.6.2.1.8 const uint8\_t\* inputBuff**

Specifies the input of the command in execution

Definition at line 199 of file csec\_driver.h.

**14.6.2.1.9 const uint8\_t\* iv**

Specifies the IV of the command in execution (for encryption/decryption using CBC mode)

Definition at line 206 of file csec\_driver.h.

**14.6.2.1.10 csec\_key\_id\_t keyId**

Specifies the key used for the command in execution

Definition at line 204 of file csec\_driver.h.

**14.6.2.1.11 const uint8\_t\* mac**

Specifies the MAC to be verified for a MAC verification command

Definition at line 211 of file csec\_driver.h.

**14.6.2.1.12 uint32\_t macLen**

Specifies the number of bits of the MAC to be verified for a MAC verification command

Definition at line 212 of file csec\_driver.h.

**14.6.2.1.13 bool macWritten**

Specifies if the MAC to be verified was written in CSE\_PRAM for a MAC verification command

Definition at line 210 of file csec\_driver.h.

**14.6.2.1.14 uint32\_t msgLen**

Specifies the message size (in bits) for the command in execution (for MAC generation/verification)

Definition at line 208 of file csec\_driver.h.

**14.6.2.1.15 uint8\_t\* outputBuff**

Specifies the output of the command in execution

Definition at line 200 of file csec\_driver.h.

**14.6.2.1.16 uint32\_t partSize**

Specifies the size of the chunk of the input currently processed

Definition at line 203 of file csec\_driver.h.

**14.6.2.1.17 csec\_call\_sequence\_t seq**

Specifies if the information is the first or a following function call.

Definition at line 207 of file csec\_driver.h.

**14.6.2.1.18 bool\* verifStatus**

Specifies the result of the last executed MAC verification command

Definition at line 209 of file csec\_driver.h.

### 14.6.3 Macro Definition Documentation

#### 14.6.3.1 #define CSEC\_STATUS\_BOOT\_FINISHED (0x8U)

The bit is set when the secure booting has been finished by calling either `CMD_BOOT_FAILURE` or `CMD_BOOT_OK` or if `CMD_SECURE_BOOT` failed in verifying `BOOT_MAC`.

Definition at line 72 of file `csec_driver.h`.

#### 14.6.3.2 #define CSEC\_STATUS\_BOOT\_INIT (0x4U)

The bit is set if the secure booting has been personalized during the boot sequence.

Definition at line 68 of file `csec_driver.h`.

#### 14.6.3.3 #define CSEC\_STATUS\_BOOT\_OK (0x10U)

The bit is set if the secure booting (`CMD_SECURE_BOOT`) succeeded. If `CMD_BOOT_FAILURE` is called the bit is erased.

Definition at line 75 of file `csec_driver.h`.

#### 14.6.3.4 #define CSEC\_STATUS\_BUSY (0x1U)

The bit is set whenever SHE is processing a command.

Definition at line 63 of file `csec_driver.h`.

#### 14.6.3.5 #define CSEC\_STATUS\_EXT\_DEBUGGER (0x40U)

The bit is set if an external debugger is connected to the chip.

Definition at line 79 of file `csec_driver.h`.

#### 14.6.3.6 #define CSEC\_STATUS\_INT\_DEBUGGER (0x80U)

The bit is set if the internal debugging mechanisms of SHE are activated.

Definition at line 82 of file `csec_driver.h`.

#### 14.6.3.7 #define CSEC\_STATUS\_RND\_INIT (0x20U)

The bit is set if the random number generator has been initialized.

Definition at line 77 of file `csec_driver.h`.

#### 14.6.3.8 #define CSEC\_STATUS\_SECURE\_BOOT (0x2U)

The bit is set if the secure booting is activated.

Definition at line 65 of file `csec_driver.h`.

### 14.6.4 Typedef Documentation

#### 14.6.4.1 typedef void(\* csec\_callback\_t) (csec\_cmd\_t completedCmd, void \*callbackParam)

CSEc asynchronous command complete callback function type.

Implements : `csec_callback_t_Class`

Definition at line 185 of file `csec_driver.h`.

## 14.6.4.2 typedef uint8\_t csec\_status\_t

Represents the status of the CSEc module. Provides one bit for each status code as per SHE specification. CSE←  
C\_STATUS\_\* masks can be used for verifying the status.

Implements : csec\_status\_t\_Class

Definition at line 91 of file csec\_driver.h.

## 14.6.5 Enumeration Type Documentation

## 14.6.5.1 enum csec\_boot\_flavor\_t

Specifies the boot type for the BOOT\_DEFINE command.

Implements : csec\_boot\_flavor\_t\_Class

Enumerator

**CSEC\_BOOT\_STRICT**

**CSEC\_BOOT\_SERIAL**

**CSEC\_BOOT\_PARALLEL**

**CSEC\_BOOT\_NOT\_DEFINED**

Definition at line 173 of file csec\_driver.h.

## 14.6.5.2 enum csec\_call\_sequence\_t

Specifies if the information is the first or a following function call.

Implements : csec\_call\_sequence\_t\_Class

Enumerator

**CSEC\_CALL\_SEQ\_FIRST**

**CSEC\_CALL\_SEQ\_SUBSEQUENT**

Definition at line 163 of file csec\_driver.h.

## 14.6.5.3 enum csec\_cmd\_t

CSEc commands which follow the same values as the SHE command definition.

Implements : csec\_cmd\_t\_Class

Enumerator

**CSEC\_CMD\_ENC\_ECB**

**CSEC\_CMD\_ENC\_CBC**

**CSEC\_CMD\_DEC\_ECB**

**CSEC\_CMD\_DEC\_CBC**

**CSEC\_CMD\_GENERATE\_MAC**

**CSEC\_CMD\_VERIFY\_MAC**

**CSEC\_CMD\_LOAD\_KEY**

**CSEC\_CMD\_LOAD\_PLAIN\_KEY**

**CSEC\_CMD\_EXPORT\_RAM\_KEY**

**CSEC\_CMD\_INIT\_RNG**

**CSEC\_CMD\_EXTEND\_SEED**

**CSEC\_CMD\_RND**  
**CSEC\_CMD\_RESERVED\_1**  
**CSEC\_CMD\_BOOT\_FAILURE**  
**CSEC\_CMD\_BOOT\_OK**  
**CSEC\_CMD\_GET\_ID**  
**CSEC\_CMD\_BOOT\_DEFINE**  
**CSEC\_CMD\_DBG\_CHAL**  
**CSEC\_CMD\_DBG\_AUTH**  
**CSEC\_CMD\_TRNG\_RND**  
**CSEC\_CMD\_RESERVED\_2**  
**CSEC\_CMD\_MP\_COMPRESS**

Definition at line 133 of file csec\_driver.h.

14.6.5.4 enum csec\_key\_id\_t

Specify the KeyID to be used to implement the requested cryptographic operation.

Implements : csec\_key\_id\_t\_Class

Enumerator

**CSEC\_SECRET\_KEY**  
**CSEC\_MASTER\_ECU**  
**CSEC\_BOOT\_MAC\_KEY**  
**CSEC\_BOOT\_MAC**  
**CSEC\_KEY\_1**  
**CSEC\_KEY\_2**  
**CSEC\_KEY\_3**  
**CSEC\_KEY\_4**  
**CSEC\_KEY\_5**  
**CSEC\_KEY\_6**  
**CSEC\_KEY\_7**  
**CSEC\_KEY\_8**  
**CSEC\_KEY\_9**  
**CSEC\_KEY\_10**  
**CSEC\_RAM\_KEY**  
**CSEC\_KEY\_11**  
**CSEC\_KEY\_12**  
**CSEC\_KEY\_13**  
**CSEC\_KEY\_14**  
**CSEC\_KEY\_15**  
**CSEC\_KEY\_16**  
**CSEC\_KEY\_17**  
**CSEC\_KEY\_18**  
**CSEC\_KEY\_19**  
**CSEC\_KEY\_20**  
**CSEC\_KEY\_21**

Definition at line 99 of file csec\_driver.h.

## 14.6.6 Function Documentation

14.6.6.1 `status_t CSEC_DRV_BootDefine ( uint32_t bootSize, csec_boot_flavor_t bootFlavor )`

Implements an extension of the SHE standard to define both the user boot size and boot method.

The function implements an extension of the SHE standard to define both the user boot size and boot method.

## Parameters

in	<i>bootSize</i>	Number of blocks of 128-bit data to check on boot. Maximum size is 512k↔ Bytes.
in	<i>bootFlavor</i>	The boot method.

## Returns

Error Code after command execution.

Definition at line 817 of file `csec_driver.c`.

14.6.6.2 `status_t CSEC_DRV_BootFailure ( void )`

Signals a failure detected during later stages of the boot process.

The function is called during later stages of the boot process to detect a failure.

## Returns

Error Code after command execution.

Definition at line 753 of file `csec_driver.c`.

14.6.6.3 `status_t CSEC_DRV_BootOK ( void )`

Marks a successful boot verification during later stages of the boot process.

The function is called during later stages of the boot process to mark successful boot verification.

## Returns

Error Code after command execution.

Definition at line 785 of file `csec_driver.c`.

14.6.6.4 `status_t CSEC_DRV_DbgAuth ( const uint8_t * authorization )`

Erases all keys (actual and outdated) stored in NVM Memory if the authorization is confirmed by CSEc.

This function erases all keys (actual and outdated) stored in NVM Memory if the authorization is confirmed by CSEc.

## Parameters

in	<i>authorization</i>	Pointer to the 128-bit buffer containing the authorization value.
----	----------------------	---

## Returns

Error Code after command execution.

Definition at line 944 of file `csec_driver.c`.

14.6.6.5 `status_t CSEC_DRV_DbgChal ( uint8_t * challenge )`

Obtains a random number which the user shall use along with the MASTER\_ECU\_KEY and UID to return an authorization request.

This function obtains a random number which the user shall use along with the MASTER\_ECU\_KEY and UID to return an authorization request.

**Parameters**

out	<i>challenge</i>	Pointer to the 128-bit buffer where the challenge data will be stored.
-----	------------------	--

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 905 of file csec\_driver.c.

14.6.6.6 `status_t CSEC_DRV_DecryptCBC ( csec_key_id_t keyId, const uint8_t * cipherText, uint16_t length, const uint8_t * iv, uint8_t * plainText )`

Performs the AES-128 decryption in CBC mode.

This function performs the AES-128 decryption in CBC mode of the input cipher text buffer.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>cipherText</i>	Pointer to the cipher text buffer.
in	<i>length</i>	Number of bytes of cipher text message to be decrypted. It should be multiple of 16 bytes.
in	<i>iv</i>	Pointer to the initialization vector buffer.
out	<i>plainText</i>	Pointer to the plain text buffer. The buffer shall have the same size as the cipher text buffer.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 279 of file csec\_driver.c.

14.6.6.7 `status_t CSEC_DRV_DecryptCBCAsync ( csec_key_id_t keyId, const uint8_t * cipherText, uint32_t length, const uint8_t * iv, uint8_t * plainText )`

Asynchronously performs the AES-128 decryption in CBC mode.

This function performs the AES-128 decryption in CBC mode of the input cipher text buffer, in an asynchronous manner.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>cipherText</i>	Pointer to the cipher text buffer.
in	<i>length</i>	Number of bytes of cipher text message to be decrypted. It should be multiple of 16 bytes.
in	<i>iv</i>	Pointer to the initialization vector buffer.
out	<i>plainText</i>	Pointer to the plain text buffer. The buffer shall have the same size as the cipher text buffer.

**Returns**

STATUS\_SUCCESS if the command was successfully launched, STATUS\_BUSY if another command was already launched. CSEC\_DRV\_GetAsyncCmdStatus can be used in order to check the execution status.

Definition at line 1132 of file csec\_driver.c.

14.6.6.8 `status_t CSEC_DRV_DecryptECB ( csec_key_id_t keyId, const uint8_t * cipherText, uint32_t length, uint8_t * plainText )`

Performs the AES-128 decryption in ECB mode.

This function performs the AES-128 decryption in ECB mode of the input cipher text buffer.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation
in	<i>cipherText</i>	Pointer to the cipher text buffer.
in	<i>length</i>	Number of bytes of cipher text message to be decrypted. It should be multiple of 16 bytes.
out	<i>plainText</i>	Pointer to the plain text buffer. The buffer shall have the same size as the cipher text buffer.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 203 of file csec\_driver.c.

**14.6.6.9** `status_t CSEC_DRV_DecryptECBAsync ( csec_key_id_t keyId, const uint8_t * cipherText, uint32_t length, uint8_t * plainText )`

Asynchronously performs the AES-128 decryption in ECB mode.

This function performs the AES-128 decryption in ECB mode of the input cipher text buffer, in an asynchronous manner.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation
in	<i>cipherText</i>	Pointer to the cipher text buffer.
in	<i>length</i>	Number of bytes of cipher text message to be decrypted. It should be multiple of 16 bytes.
out	<i>plainText</i>	Pointer to the plain text buffer. The buffer shall have the same size as the cipher text buffer.

**Returns**

STATUS\_SUCCESS if the command was successfully launched, STATUS\_BUSY if another command was already launched. CSEC\_DRV\_GetAsyncCmdStatus can be used in order to check the execution status.

Definition at line 1074 of file csec\_driver.c.

**14.6.6.10** `void CSEC_DRV_Deinit ( void )`

Clears the internal state of the driver and disables the FTFC interrupt.

Definition at line 151 of file csec\_driver.c.

**14.6.6.11** `status_t CSEC_DRV_EncryptCBC ( csec_key_id_t keyId, const uint8_t * plainText, uint32_t length, const uint8_t * iv, uint8_t * cipherText )`

Performs the AES-128 encryption in CBC mode.

This function performs the AES-128 encryption in CBC mode of the input plaintext buffer.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>plainText</i>	Pointer to the plain text buffer.
in	<i>length</i>	Number of bytes of plain text message to be encrypted. It should be multiple of 16 bytes.

in	<i>iv</i>	Pointer to the initialization vector buffer.
out	<i>cipherText</i>	Pointer to the cipher text buffer. The buffer shall have the same size as the plain text buffer.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 239 of file csec\_driver.c.

**14.6.6.12** `status_t CSEC_DRV_EncryptCBCAsync ( csec_key_id_t keyId, const uint8_t * cipherText, uint16_t length, const uint8_t * iv, uint8_t * plainText )`

Asynchronously performs the AES-128 encryption in CBC mode.

This function performs the AES-128 encryption in CBC mode of the input plaintext buffer, in an asynchronous manner.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>plainText</i>	Pointer to the plain text buffer.
in	<i>length</i>	Number of bytes of plain text message to be encrypted. It should be multiple of 16 bytes.
in	<i>iv</i>	Pointer to the initialization vector buffer.
out	<i>cipherText</i>	Pointer to the cipher text buffer. The buffer shall have the same size as the plain text buffer.

**Returns**

STATUS\_SUCCESS if the command was successfully launched, STATUS\_BUSY if another command was already launched. CSEC\_DRV\_GetAsyncCmdStatus can be used in order to check the execution status.

Definition at line 1102 of file csec\_driver.c.

**14.6.6.13** `status_t CSEC_DRV_EncryptECB ( csec_key_id_t keyId, const uint8_t * plainText, uint32_t length, uint8_t * cipherText )`

Performs the AES-128 encryption in ECB mode.

This function performs the AES-128 encryption in ECB mode of the input plain text buffer

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>plainText</i>	Pointer to the plain text buffer.
in	<i>length</i>	Number of bytes of plain text message to be encrypted. It should be multiple of 16 bytes.
out	<i>cipherText</i>	Pointer to the cipher text buffer. The buffer shall have the same size as the plain text buffer.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 166 of file csec\_driver.c.

**14.6.6.14** `status_t CSEC_DRV_EncryptECBAsync ( csec_key_id_t keyId, const uint8_t * plainText, uint32_t length, uint8_t * cipherText )`

Asynchronously performs the AES-128 encryption in ECB mode.

This function performs the AES-128 encryption in ECB mode of the input plain text buffer, in an asynchronous manner.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>plainText</i>	Pointer to the plain text buffer.
in	<i>length</i>	Number of bytes of plain text message to be encrypted. It should be multiple of 16 bytes.
out	<i>cipherText</i>	Pointer to the cipher text buffer. The buffer shall have the same size as the plain text buffer.

**Returns**

STATUS\_SUCCESS if the command was successfully launched, STATUS\_BUSY if another command was already launched. CSEC\_DRV\_GetAsyncCmdStatus can be used in order to check the execution status.

Definition at line 1046 of file csec\_driver.c.

14.6.6.15 `status_t CSEC_DRV_ExportRAMKey ( uint8_t * m1, uint8_t * m2, uint8_t * m3, uint8_t * m4, uint8_t * m5 )`

Exports the RAM\_KEY into a format protected by SECRET\_KEY.

This function exports the RAM\_KEY into a format protected by SECRET\_KEY.

**Parameters**

out	<i>m1</i>	Pointer to a buffer where the M1 parameter will be exported.
out	<i>m2</i>	Pointer to a buffer where the M2 parameter will be exported.
out	<i>m3</i>	Pointer to a buffer where the M3 parameter will be exported.
out	<i>m4</i>	Pointer to a buffer where the M4 parameter will be exported.
out	<i>m5</i>	Pointer to a buffer where the M5 parameter will be exported.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 591 of file csec\_driver.c.

14.6.6.16 `status_t CSEC_DRV_ExtendSeed ( const uint8_t * entropy )`

Extends the seed of the PRNG.

Extends the seed of the PRNG by compressing the former seed value and the supplied entropy into a new seed. This new seed is then to be used to generate a random number by invoking the CMD\_RND command. The random number generator must be initialized by CMD\_INIT\_RNG before the seed may be extended.

**Parameters**

in	<i>entropy</i>	Pointer to a 128-bit buffer containing the entropy.
----	----------------	---

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 677 of file csec\_driver.c.

14.6.6.17 `status_t CSEC_DRV_GenerateMAC ( csec_key_id_t keyId, const uint8_t * msg, uint32_t msgLen, uint8_t * cmac )`

Calculates the MAC of a given message using CMAC with AES-128.

This function calculates the MAC of a given message using CMAC with AES-128.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>msg</i>	Pointer to the message buffer.
in	<i>msgLen</i>	Number of bits of message on which CMAC will be computed.
out	<i>cmac</i>	Pointer to the buffer containing the result of the CMAC computation.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 319 of file csec\_driver.c.

14.6.6.18 `status_t CSEC_DRV_GenerateMACAddrMode ( csec_key_id_t keyId, const uint8_t * msg, uint32_t msgLen, uint8_t * cmac )`

Calculates the MAC of a given message (located in Flash) using CMAC with AES-128.

This function calculates the MAC of a given message using CMAC with AES-128. It is different from the CSEC\_DRV\_GenerateMAC function in the sense that it does not involve an extra copy of the data on which the CMAC is computed and the message pointer should be a pointer to Flash memory.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>msg</i>	Pointer to the message buffer (pointing to Flash memory).
in	<i>msgLen</i>	Number of bits of message on which CMAC will be computed.
out	<i>cmac</i>	Pointer to the buffer containing the result of the CMAC computation.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 359 of file csec\_driver.c.

14.6.6.19 `status_t CSEC_DRV_GenerateMACAsync ( csec_key_id_t keyId, const uint8_t * msg, uint32_t msgLen, uint8_t * cmac )`

Asynchronously calculates the MAC of a given message using CMAC with AES-128.

This function calculates the MAC of a given message using CMAC with AES-128, in an asynchronous manner.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>msg</i>	Pointer to the message buffer.
in	<i>msgLen</i>	Number of bits of message on which CMAC will be computed.
out	<i>cmac</i>	Pointer to the buffer containing the result of the CMAC computation.

**Returns**

STATUS\_SUCCESS if the command was successfully launched, STATUS\_BUSY if another command was already launched. CSEC\_DRV\_GetAsyncCmdStatus can be used in order to check the execution status.

Definition at line 1162 of file csec\_driver.c.

14.6.6.20 `status_t CSEC_DRV_GenerateRND ( uint8_t * rnd )`

Generates a vector of 128 random bits.

The function returns a vector of 128 random bits. The random number generator has to be initialized by calling CSEC\_DRV\_InitRNG before random numbers can be supplied.

**Parameters**

out	<i>rnd</i>	Pointer to a 128-bit buffer where the generated random number has to be stored.
-----	------------	---

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 714 of file csec\_driver.c.

#### 14.6.6.21 status\_t CSEC\_DRV\_GetAsyncCmdStatus ( void )

Checks the status of the execution of an asynchronous command.

This function checks the status of the execution of an asynchronous command. If the command is still in progress, returns STATUS\_BUSY.

**Returns**

Error Code after command execution.

Definition at line 1226 of file csec\_driver.c.

#### 14.6.6.22 status\_t CSEC\_DRV\_GetID ( const uint8\_t \* challenge, uint8\_t \* uid, uint8\_t \* sreg, uint8\_t \* mac )

Returns the identity (UID) and the value of the status register protected by a MAC over a challenge and the data.

This function returns the identity (UID) and the value of the status register protected by a MAC over a challenge and the data.

**Parameters**

in	<i>challenge</i>	Pointer to the 128-bit buffer containing Challenge data.
out	<i>uid</i>	Pointer to 120 bit buffer where the UID will be stored.
out	<i>sreg</i>	Value of the status register.
out	<i>mac</i>	Pointer to the 128 bit buffer where the MAC generated over challenge and UID and status will be stored.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 854 of file csec\_driver.c.

#### 14.6.6.23 static csec\_status\_t CSEC\_DRV\_GetStatus ( void ) [inline],[static]

Returns the content of the status register.

The function shall return the content of the status register.

**Returns**

Value of the status register.

Implements : CSEC\_DRV\_GetStatus\_Activity

Definition at line 530 of file csec\_driver.h.

#### 14.6.6.24 void CSEC\_DRV\_Init ( csec\_state\_t \* state )

Initializes the internal state of the driver and enables the FTFC interrupt.

**Parameters**

<i>in</i>	<i>state</i>	Pointer to the state structure which will be used for holding the internal state of the driver.
-----------	--------------	---

Definition at line 133 of file `csec_driver.c`.

#### 14.6.6.25 `status_t CSEC_DRV_InitRNG ( void )`

Initializes the seed and derives a key for the PRNG.

The function initializes the seed and derives a key for the PRNG. The function must be called before `CMD_RND` after every power cycle/reset.

**Returns**

Error Code after command execution.

Definition at line 642 of file `csec_driver.c`.

#### 14.6.6.26 `void CSEC_DRV_InstallCallback ( csec_callback_t callbackFunc, void * callbackParam )`

Installs a callback function which will be invoked when an asynchronous command finishes its execution.

**Parameters**

<i>in</i>	<i>callbackFunc</i>	The function to be invoked.
<i>in</i>	<i>callbackParam</i>	The parameter to be passed to the callback function.

Definition at line 1599 of file `csec_driver.c`.

#### 14.6.6.27 `status_t CSEC_DRV_LoadKey ( csec_key_id_t keyId, const uint8_t * m1, const uint8_t * m2, const uint8_t * m3, uint8_t * m4, uint8_t * m5 )`

Updates an internal key per the SHE specification.

This function updates an internal key per the SHE specification.

**Parameters**

<i>in</i>	<i>keyId</i>	KeyID of the key to be updated.
<i>in</i>	<i>m1</i>	Pointer to the 128-bit M1 message containing the UID, Key ID and Authentication Key ID.
<i>in</i>	<i>m2</i>	Pointer to the 256-bit M2 message contains the new security flags, counter and the key value all encrypted using a derived key generated from the Authentication Key.
<i>in</i>	<i>m3</i>	Pointer to the 128-bit M3 message is a MAC generated over messages M1 and M2.
<i>out</i>	<i>m4</i>	Pointer to a 256 bits buffer where the computed M4 parameter is stored.
<i>out</i>	<i>m5</i>	Pointer to a 128 bits buffer where the computed M5 parameters is stored.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is `STATUS_SUCCESS`.

Definition at line 502 of file `csec_driver.c`.

#### 14.6.6.28 `status_t CSEC_DRV_LoadPlainKey ( const uint8_t * plainKey )`

Updates the RAM key memory slot with a 128-bit plaintext.

The function updates the RAM key memory slot with a 128-bit plaintext. The key is loaded without encryption and verification of the key, i.e. the key is handed over in plaintext. A plain key can only be loaded into the `RAM_KEY` slot.

**Parameters**

in	<i>plainKey</i>	Pointer to the 128-bit buffer containing the key that needs to be copied in R←AM_KEY slot.
----	-----------------	--

**Returns**

Error Code after command execution.

Definition at line 555 of file csec\_driver.c.

14.6.6.29 `status_t CSEC_DRV_MPCompress ( const uint8_t * msg, uint16_t msgLen, uint8_t * mpCompress )`

Compresses the given messages by accessing the Miyaguchi-Prenell compression feature with in the CSEc feature set.

This function accesses a Miyaguchi-Prenell compression feature within the CSEc feature set to compress the given messages.

**Parameters**

in	<i>msg</i>	Pointer to the messages to be compressed. Messages must be pre-processed per SHE specification if they do not already meet the full 128-bit block size requirement.
in	<i>msgLen</i>	The number of 128 bit messages to be compressed.
out	<i>mpCompress</i>	Pointer to the 128 bit buffer storing the compressed data.

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 980 of file csec\_driver.c.

14.6.6.30 `status_t CSEC_DRV_VerifyMAC ( csec_key_id_t keyId, const uint8_t * msg, uint32_t msgLen, const uint8_t * mac, uint16_t macLen, bool * verifyStatus )`

Verifies the MAC of a given message using CMAC with AES-128.

This function verifies the MAC of a given message using CMAC with AES-128.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>msg</i>	Pointer to the message buffer.
in	<i>msgLen</i>	Number of bits of message on which CMAC will be computed.
in	<i>mac</i>	Pointer to the buffer containing the CMAC to be verified.
in	<i>macLen</i>	Number of bits of the CMAC to be compared. A macLength value of zero indicates that all 128-bits are compared.
out	<i>verifyStatus</i>	Status of MAC verification command (true: verification operation passed, false: verification operation failed).

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 403 of file csec\_driver.c.

14.6.6.31 `status_t CSEC_DRV_VerifyMACAddrMode ( csec_key_id_t keyId, const uint8_t * msg, uint32_t msgLen, const uint8_t * mac, uint16_t macLen, bool * verifyStatus )`

Verifies the MAC of a given message (located in Flash) using CMAC with AES-128.

This function verifies the MAC of a given message using CMAC with AES-128. It is different from the `CSEC_DRV↔_VerifyMAC` function in the sense that it does not involve an extra copy of the data on which the CMAC is computed and the message pointer should be a pointer to Flash memory.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>msg</i>	Pointer to the message buffer (pointing to Flash memory).
in	<i>msgLen</i>	Number of bits of message on which CMAC will be computed.
in	<i>mac</i>	Pointer to the buffer containing the CMAC to be verified.
in	<i>macLen</i>	Number of bits of the CMAC to be compared. A macLength value of zero indicates that all 128-bits are compared.
out	<i>verifStatus</i>	Status of MAC verification command (true: verification operation passed, false: verification operation failed).

**Returns**

Error Code after command execution. Output parameters are valid if the error code is STATUS\_SUCCESS.

Definition at line 450 of file csec\_driver.c.

```
14.6.6.32 status_t CSEC_DRV_VerifyMACAsync ( csec_key_id_t keyId, const uint8_t * msg, uint32_t msgLen, const
uint8_t * mac, uint16_t macLen, bool * verifStatus )
```

Asynchronously verifies the MAC of a given message using CMAC with AES-128.

This function verifies the MAC of a given message using CMAC with AES-128, in an asynchronous manner.

**Parameters**

in	<i>keyId</i>	KeyID used to perform the cryptographic operation.
in	<i>msg</i>	Pointer to the message buffer.
in	<i>msgLen</i>	Number of bits of message on which CMAC will be computed.
in	<i>mac</i>	Pointer to the buffer containing the CMAC to be verified.
in	<i>macLen</i>	Number of bits of the CMAC to be compared. A macLength value of zero indicates that all 128-bits are compared.
out	<i>verifStatus</i>	Status of MAC verification command (true: verification operation passed, false: verification operation failed).

**Returns**

STATUS\_SUCCESS if the command was successfully launched, STATUS\_BUSY if another command was already launched. CSEC\_DRV\_GetAsyncCmdStatus can be used in order to check the execution status.

Definition at line 1191 of file csec\_driver.c.

## 14.7 Clock Manager

### 14.7.1 Detailed Description

This module covers the clock management API and clock related functionality.

This section describes the programming interface of the clock\_manager driver. Clock\_manager achieves its functionality by configuring the hardware modules involved in clock distribution and management.

#### Notes

Current implementation assumes that the clock configurations are valid and are applied in a valid sequence. Mainly this means that the configuration doesn't reinitialize the clock used as the system clock.

#### Code Example

This is an example for switching between two configurations:

```
CLOCK_SYS_Init (g_clockManConfigsArr,
                CLOCK_MANAGER_CONFIG_CNT,
                g_clockManCallbacksArr,
                CLOCK_MANAGER_CALLBACK_CNT);

CLOCK_SYS_UpdateConfiguration (0,
                               CLOCK_MANAGER_POLICY_FORCIBLE);
CLOCK_SYS_UpdateConfiguration (1,
                               CLOCK_MANAGER_POLICY_FORCIBLE);
```

#### Modules

- [Clock Manager Driver](#)

*This module covers the device-specific clock\_manager functionality implemented for S32K144 SOC.*

- [Clock\\_manager\\_s32k1xx](#)

#### Data Structures

- struct [clock\\_manager\\_user\\_config\\_t](#)

*Clock configuration structure. Implements clock\_manager\_user\_config\_t\_Class. [More...](#)*

- struct [clock\\_notify\\_struct\\_t](#)

*Clock notification structure passed to clock callback function. Implements clock\_notify\_struct\_t\_Class. [More...](#)*

- struct [clock\\_manager\\_callback\\_user\\_config\\_t](#)

*Structure for callback function and its parameter. Implements clock\_manager\_callback\_user\_config\_t\_Class. [More...](#)*

- struct [clock\\_manager\\_state\\_t](#)

*Clock manager state structure. Implements clock\_manager\_state\_t\_Class. [More...](#)*

#### Typedefs

- typedef status\_t(\* [clock\\_manager\\_callback\\_t](#)) ([clock\\_notify\\_struct\\_t](#) \*notify, void \*callbackData)

*Type of clock callback functions.*

#### Enumerations

- enum [clock\\_manager\\_notify\\_t](#) { [CLOCK\\_MANAGER\\_NOTIFY\\_RECOVER](#) = 0x00U, [CLOCK\\_MANAGER\\_NOTIFY\\_BEFORE](#) = 0x01U, [CLOCK\\_MANAGER\\_NOTIFY\\_AFTER](#) = 0x02U }

*The clock notification type. Implements clock\_manager\_notify\_t\_Class.*

- enum `clock_manager_callback_type_t` { `CLOCK_MANAGER_CALLBACK_BEFORE` = 0x01U, `CLOCK_MANAGER_CALLBACK_AFTER` = 0x02U, `CLOCK_MANAGER_CALLBACK_BEFORE_AFTER` = 0x03U }  
*The callback type, indicates what kinds of notification this callback handles. Implements `clock_manager_callback_type_t` Class.*
- enum `clock_manager_policy_t` { `CLOCK_MANAGER_POLICY_AGREEMENT`, `CLOCK_MANAGER_POLICY_FORCIBLE` }  
*Clock transition policy. Implements `clock_manager_policy_t` Class.*

### Dynamic clock setting

- status\_t `CLOCK_SYS_Init` (`clock_manager_user_config_t` const `**clockConfigsPtr`, `uint8_t` `configsNumber`, `clock_manager_callback_user_config_t` `**callbacksPtr`, `uint8_t` `callbacksNumber`)  
*Install pre-defined clock configurations.*
- status\_t `CLOCK_SYS_UpdateConfiguration` (`uint8_t` `targetConfigIndex`, `clock_manager_policy_t` `policy`)  
*Set system clock configuration according to pre-defined structure.*
- status\_t `CLOCK_SYS_SetConfiguration` (`clock_manager_user_config_t` const `*config`)  
*Set system clock configuration.*
- `uint8_t` `CLOCK_SYS_GetCurrentConfiguration` (`void`)  
*Get current system clock configuration.*
- `clock_manager_callback_user_config_t` \* `CLOCK_SYS_GetErrorCallback` (`void`)  
*Get the callback which returns error in last clock switch.*
- status\_t `CLOCK_SYS_GetFreq` (`clock_names_t` `clockName`, `uint32_t` `*frequency`)  
*Gets the clock frequency for a specific clock name.*

## 14.7.2 Data Structure Documentation

### 14.7.2.1 struct `clock_manager_user_config_t`

Clock configuration structure. Implements `clock_manager_user_config_t` Class.

Definition at line 73 of file `clock_manager.h`.

#### Data Fields

- `mc_me_config_t` `mcmeConfig`
- `cgm_config_t` `cgmConfig`
- `cgmcs_config_t` `cgmcsConfig`

#### Field Documentation

##### 14.7.2.1.1 `cgm_config_t` `cgmConfig`

CGM configuration.

Definition at line 84 of file `clock_manager.h`.

##### 14.7.2.1.2 `cgmcs_config_t` `cgmcsConfig`

CGM Clock Sources configuration.

Definition at line 85 of file `clock_manager.h`.

##### 14.7.2.1.3 `mc_me_config_t` `mcmeConfig`

MC\_ME configuration.

Definition at line 83 of file `clock_manager.h`.

### 14.7.2.2 struct clock\_notify\_struct\_t

Clock notification structure passed to clock callback function. Implements clock\_notify\_struct\_t\_Class.

Definition at line 125 of file clock\_manager.h.

#### Data Fields

- [uint8\\_t targetClockConfigIndex](#)
- [clock\\_manager\\_policy\\_t policy](#)
- [clock\\_manager\\_notify\\_t notifyType](#)

#### Field Documentation

##### 14.7.2.2.1 clock\_manager\_notify\_t notifyType

Clock notification type.

Definition at line 129 of file clock\_manager.h.

##### 14.7.2.2.2 clock\_manager\_policy\_t policy

Clock transition policy.

Definition at line 128 of file clock\_manager.h.

##### 14.7.2.2.3 uint8\_t targetClockConfigIndex

Target clock configuration index.

Definition at line 127 of file clock\_manager.h.

### 14.7.2.3 struct clock\_manager\_callback\_user\_config\_t

Structure for callback function and its parameter. Implements clock\_manager\_callback\_user\_config\_t\_Class.

Definition at line 142 of file clock\_manager.h.

#### Data Fields

- [clock\\_manager\\_callback\\_t callback](#)
- [clock\\_manager\\_callback\\_type\\_t callbackType](#)
- void \* [callbackData](#)

#### Field Documentation

##### 14.7.2.3.1 clock\_manager\_callback\_t callback

Entry of callback function.

Definition at line 144 of file clock\_manager.h.

##### 14.7.2.3.2 void\* callbackData

Parameter of callback function.

Definition at line 146 of file clock\_manager.h.

##### 14.7.2.3.3 clock\_manager\_callback\_type\_t callbackType

Callback type.

Definition at line 145 of file clock\_manager.h.

#### 14.7.2.4 struct clock\_manager\_state\_t

Clock manager state structure. Implements clock\_manager\_state\_t\_Class.

Definition at line 153 of file clock\_manager.h.

##### Data Fields

- [clock\\_manager\\_user\\_config\\_t](#) const \*\* [configTable](#)
- [uint8\\_t](#) [clockConfigNum](#)
- [uint8\\_t](#) [curConfigIndex](#)
- [clock\\_manager\\_callback\\_user\\_config\\_t](#) \*\* [callbackConfig](#)
- [uint8\\_t](#) [callbackNum](#)
- [uint8\\_t](#) [errorCallbackIndex](#)

##### Field Documentation

#### 14.7.2.4.1 clock\_manager\_callback\_user\_config\_t\*\* callbackConfig

Pointer to callback table.

Definition at line 158 of file clock\_manager.h.

#### 14.7.2.4.2 uint8\_t callbackNum

Number of clock callbacks.

Definition at line 159 of file clock\_manager.h.

#### 14.7.2.4.3 uint8\_t clockConfigNum

Number of clock configurations.

Definition at line 156 of file clock\_manager.h.

#### 14.7.2.4.4 clock\_manager\_user\_config\_t const\*\* configTable

Pointer to clock configure table.

Definition at line 155 of file clock\_manager.h.

#### 14.7.2.4.5 uint8\_t curConfigIndex

Index of current configuration.

Definition at line 157 of file clock\_manager.h.

#### 14.7.2.4.6 uint8\_t errorCallbackIndex

Index of callback returns error.

Definition at line 160 of file clock\_manager.h.

### 14.7.3 Typedef Documentation

#### 14.7.3.1 typedef status\_t(\* clock\_manager\_callback\_t)(clock\_notify\_struct\_t \*notify, void \*callbackData)

Type of clock callback functions.

Definition at line 135 of file clock\_manager.h.

### 14.7.4 Enumeration Type Documentation

#### 14.7.4.1 enum clock\_manager\_callback\_type\_t

The callback type, indicates what kinds of notification this callback handles. Implements clock\_manager\_callback\_type\_t\_Class.

##### Enumerator

**CLOCK\_MANAGER\_CALLBACK\_BEFORE** Callback handles BEFORE notification.

**CLOCK\_MANAGER\_CALLBACK\_AFTER** Callback handles AFTER notification.

**CLOCK\_MANAGER\_CALLBACK\_BEFORE\_AFTER** Callback handles BEFORE and AFTER notification

Definition at line 104 of file clock\_manager.h.

#### 14.7.4.2 enum clock\_manager\_notify\_t

The clock notification type. Implements clock\_manager\_notify\_t\_Class.

##### Enumerator

**CLOCK\_MANAGER\_NOTIFY\_RECOVER** Notify IP to recover to previous work state.

**CLOCK\_MANAGER\_NOTIFY\_BEFORE** Notify IP that system will change clock setting.

**CLOCK\_MANAGER\_NOTIFY\_AFTER** Notify IP that have changed to new clock setting.

Definition at line 93 of file clock\_manager.h.

#### 14.7.4.3 enum clock\_manager\_policy\_t

Clock transition policy. Implements clock\_manager\_policy\_t\_Class.

##### Enumerator

**CLOCK\_MANAGER\_POLICY\_AGREEMENT** Clock transfers gracefully.

**CLOCK\_MANAGER\_POLICY\_FORCIBLE** Clock transfers forcefully.

Definition at line 115 of file clock\_manager.h.

### 14.7.5 Function Documentation

#### 14.7.5.1 uint8\_t CLOCK\_SYS\_GetCurrentConfiguration ( void )

Get current system clock configuration.

##### Returns

Current clock configuration index.

Definition at line 208 of file clock\_manager.c.

#### 14.7.5.2 clock\_manager\_callback\_user\_config\_t\* CLOCK\_SYS\_GetErrorCallback ( void )

Get the callback which returns error in last clock switch.

When graceful policy is used, if some IP is not ready to change clock setting, the callback will return error and system stay in current configuration. Applications can use this function to check which IP callback returns error.

##### Returns

Pointer to the callback which returns error.

Definition at line 220 of file clock\_manager.c.

#### 14.7.5.3 status\_t CLOCK\_SYS\_GetFreq ( clock\_names\_t clockName, uint32\_t \* frequency )

Gets the clock frequency for a specific clock name.

This function checks the current clock configurations and then calculates the clock frequency for a specific clock name defined in clock\_names\_t. The SCG must be properly configured before using this function. See the reference manual for supported clock names for different chip families. The returned value is in Hertz. If it cannot find the clock name or the name is not supported for a specific chip family, it returns an STATUS\_UNSUPPORTED. If frequency is required for a peripheral and the module is not clocked, then STATUS\_MCU\_GATED\_OFF status is returned. Frequency is returned if a valid address is provided. If frequency is required for a peripheral that doesn't support functional clock, the zero value is provided.

##### Parameters

in	clockName	Clock names defined in clock_names_t
out	frequency	Returned clock frequency value in Hertz

##### Returns

status Error code defined in status\_t

Definition at line 797 of file clock\_S32K1xx.c.

#### 14.7.5.4 status\_t CLOCK\_SYS\_Init ( clock\_manager\_user\_config\_t const \*\* clockConfigsPtr, uint8\_t configsNumber, clock\_manager\_callback\_user\_config\_t \*\* callbacksPtr, uint8\_t callbacksNumber )

Install pre-defined clock configurations.

This function installs the pre-defined clock configuration table to clock manager.

##### Parameters

in	clockConfigsPtr	Pointer to the clock configuration table.
in	configsNumber	Number of clock configurations in table.
in	callbacksPtr	Pointer to the callback configuration table.
in	callbacksNumber	Number of callback configurations in table.

##### Returns

Error code.

Definition at line 57 of file clock\_manager.c.

#### 14.7.5.5 status\_t CLOCK\_SYS\_SetConfiguration ( clock\_manager\_user\_config\_t const \* config )

Set system clock configuration.

This function sets the system to target configuration, it only sets the clock modules registers for clock mode change, but not send notifications to drivers. This function is different by different SoCs.

##### Parameters

in	config	Target configuration.
----	--------	-----------------------

##### Returns

Error code.

##### Note

If external clock is used in the target mode, please make sure it is enabled, for example, if the external oscillator is used, please setup EREFS/HGO correctly and make sure OSCINIT is set.

Definition at line 244 of file clock\_S32K1xx.c.

#### 14.7.5.6 `status_t CLOCK_SYS_UpdateConfiguration ( uint8_t targetConfigIndex, clock_manager_policy_t policy )`

Set system clock configuration according to pre-defined structure.

This function sets system to target clock configuration; before transition, clock manager will send notifications to all drivers registered to the callback table. When graceful policy is used, if some drivers are not ready to change, clock transition will not occur, all drivers still work in previous configuration and error is returned. When forceful policy is used, all drivers should stop work and system changes to new clock configuration.

##### Parameters

in	<i>targetConfigIndex</i>	Index of the clock configuration.
in	<i>policy</i>	Transaction policy, graceful or forceful.

##### Returns

Error code.

##### Note

If external clock is used in the target mode, please make sure it is enabled, for example, if the external oscillator is used, please setup EREFS/HGO correctly and make sure OSCINIT is set.

Definition at line 90 of file `clock_manager.c`.

## 14.8 Clock Manager Driver

This module covers the device-specific `clock_manager` functionality implemented for S32K144 SOC.

The support for S32K144 consist in the following items:

1. Clock names enumeration `clock_names_t` is an enumeration which contains all clock names which are relevant for S32K144.
2. Submodule configuration structures
  - [scg\\_config\\_t](#)
  - [pcc\\_config\\_t](#)
  - [sim\\_clock\\_config\\_t](#)
3. Submodule configuration functions The following functions were implemented for S32K144:
  - `CLOCK_SYS_SetScgConfiguration`
  - `CLOCK_SYS_SetPccConfiguration`
  - `CLOCK_SYS_SetSimConfiguration`

## 14.9 Clock\_manager\_s32k1xx

### 14.9.1 Detailed Description

#### Data Structures

- struct [sim\\_clock\\_out\\_config\\_t](#)  
*SIM ClockOut configuration. Implements [sim\\_clock\\_out\\_config\\_t\\_Class](#). [More...](#)*
- struct [sim\\_lpo\\_clock\\_config\\_t](#)  
*SIM LPO Clocks configuration. Implements [sim\\_lpo\\_clock\\_config\\_t\\_Class](#). [More...](#)*
- struct [sim\\_tclk\\_config\\_t](#)  
*SIM Platform Gate Clock configuration. Implements [sim\\_tclk\\_config\\_t\\_Class](#). [More...](#)*
- struct [sim\\_plat\\_gate\\_config\\_t](#)  
*SIM Platform Gate Clock configuration. Implements [sim\\_plat\\_gate\\_config\\_t\\_Class](#). [More...](#)*
- struct [sim\\_qspi\\_ref\\_clk\\_gating\\_t](#)  
*SIM QSPI reference clock gating. Implements [sim\\_qspi\\_ref\\_clk\\_gating\\_t\\_Class](#). [More...](#)*
- struct [sim\\_trace\\_clock\\_config\\_t](#)  
*SIM Debug Trace clock configuration. Implements [sim\\_trace\\_clock\\_config\\_t\\_Class](#). [More...](#)*
- struct [sim\\_clock\\_config\\_t](#)  
*SIM configure structure. Implements [sim\\_clock\\_config\\_t\\_Class](#). [More...](#)*
- struct [scg\\_system\\_clock\\_config\\_t](#)  
*SCG system clock configuration. Implements [scg\\_system\\_clock\\_config\\_t\\_Class](#). [More...](#)*

#### Macros

- `#define NUMBER_OF_TCLK_INPUTS 3U`

#### Enumerations

- enum [sim\\_rtc\\_clk\\_sel\\_src\\_t](#) { [SIM\\_RTCCLK\\_SEL\\_SOSCDIV1\\_CLK](#) = 0x0U, [SIM\\_RTCCLK\\_SEL\\_LPO\\_32K](#) = 0x1U, [SIM\\_RTCCLK\\_SEL\\_RTC\\_CLKIN](#) = 0x2U, [SIM\\_RTCCLK\\_SEL\\_FIRCDIV1\\_CLK](#) = 0x3U }  
*SIM CLK32KSEL clock source select Implements [sim\\_rtc\\_clk\\_sel\\_src\\_t\\_Class](#).*
- enum [sim\\_lpoclk\\_sel\\_src\\_t](#) { [SIM\\_LPO\\_CLK\\_SEL\\_LPO\\_128K](#) = 0x0, [SIM\\_LPO\\_CLK\\_SEL\\_NO\\_CLOCK](#) = 0x1, [SIM\\_LPO\\_CLK\\_SEL\\_LPO\\_32K](#) = 0x2, [SIM\\_LPO\\_CLK\\_SEL\\_LPO\\_1K](#) = 0x3 }  
*SIM LPOCLKSEL clock source select Implements [sim\\_lpoclk\\_sel\\_src\\_t\\_Class](#).*
- enum [sim\\_clkout\\_src\\_t](#) {  
[SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_SCG\\_CLKOUT](#) = 0x0U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_SOSC\\_DIV2\\_CLK](#) = 0x2U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_SIRC\\_DIV2\\_CLK](#) = 0x4U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_FIRC\\_DIV2\\_CLK](#) = 0x6U,  
[SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_HCLK](#) = 0x7U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_SPLL\\_DIV2\\_CLK](#) = 0x8U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_BUS\\_CLK](#) = 0x9U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_LPO\\_128K\\_CLK](#) = 0x10U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_LPO\\_CLK](#) = 0x12U, [SIM\\_CLKOUT\\_SEL\\_SYSTEM\\_RTC\\_CLK](#) = 0x14U }  
*SIM CLKOUT select.*
- enum [sim\\_clkout\\_div\\_t](#) {  
[SIM\\_CLKOUT\\_DIV\\_BY\\_1](#) = 0x0U, [SIM\\_CLKOUT\\_DIV\\_BY\\_2](#) = 0x1U, [SIM\\_CLKOUT\\_DIV\\_BY\\_3](#) = 0x2U, [SIM\\_CLKOUT\\_DIV\\_BY\\_4](#) = 0x3U,  
[SIM\\_CLKOUT\\_DIV\\_BY\\_5](#) = 0x4U, [SIM\\_CLKOUT\\_DIV\\_BY\\_6](#) = 0x5U, [SIM\\_CLKOUT\\_DIV\\_BY\\_7](#) = 0x6U, [SIM\\_CLKOUT\\_DIV\\_BY\\_8](#) = 0x7U }  
*SIM CLKOUT divider.*
- enum [clock\\_trace\\_src\\_t](#) { [CLOCK\\_TRACE\\_SRC\\_CORE\\_CLK](#) = 0x0, [CLOCK\\_TRACE\\_SRC\\_PLATFORM\\_CLK](#) = 0x1 }  
*Debug trace clock source select Implements [clock\\_trace\\_src\\_t\\_Class](#).*

- enum `scg_system_clock_src_t` {  
`SCG_SYSTEM_CLOCK_SRC_SYS_OSC = 1U`, `SCG_SYSTEM_CLOCK_SRC_SIRC = 2U`, `SCG_SYSTEM_CLOCK_SRC_FIRC = 3U`, `SCG_SYSTEM_CLOCK_SRC_SYS_PLL = 6U`,  
`SCG_SYSTEM_CLOCK_SRC_NONE = 255U` }

*SCG system clock source. Implements `scg_system_clock_src_t_Class`.*

- enum `scg_system_clock_div_t` {  
`SCG_SYSTEM_CLOCK_DIV_BY_1 = 0U`, `SCG_SYSTEM_CLOCK_DIV_BY_2 = 1U`, `SCG_SYSTEM_CLOCK_DIV_BY_3 = 2U`, `SCG_SYSTEM_CLOCK_DIV_BY_4 = 3U`,  
`SCG_SYSTEM_CLOCK_DIV_BY_5 = 4U`, `SCG_SYSTEM_CLOCK_DIV_BY_6 = 5U`, `SCG_SYSTEM_CLOCK_DIV_BY_7 = 6U`, `SCG_SYSTEM_CLOCK_DIV_BY_8 = 7U`,  
`SCG_SYSTEM_CLOCK_DIV_BY_9 = 8U`, `SCG_SYSTEM_CLOCK_DIV_BY_10 = 9U`, `SCG_SYSTEM_CLOCK_DIV_BY_11 = 10U`, `SCG_SYSTEM_CLOCK_DIV_BY_12 = 11U`,  
`SCG_SYSTEM_CLOCK_DIV_BY_13 = 12U`, `SCG_SYSTEM_CLOCK_DIV_BY_14 = 13U`, `SCG_SYSTEM_CLOCK_DIV_BY_15 = 14U`, `SCG_SYSTEM_CLOCK_DIV_BY_16 = 15U` }

*SCG system clock divider value. Implements `scg_system_clock_div_t_Class`.*

## Variables

- const uint8\_t `peripheralFeaturesList` [CLOCK\_NAME\_COUNT]  
*Peripheral features list Constant array storing the mappings between clock names of the peripherals and feature lists.*
- uint32\_t `g_TClkFreq` [NUMBER\_OF\_TCLK\_INPUTS]
- uint32\_t `g_xtal0ClkFreq`
- uint32\_t `g_RtcClkInFreq`

## 14.9.2 Data Structure Documentation

### 14.9.2.1 struct `sim_clock_out_config_t`

SIM ClockOut configuration. Implements `sim_clock_out_config_t_Class`.

Definition at line 119 of file `clock_S32K1xx.h`.

#### Data Fields

- bool `initialize`
- bool `enable`
- `sim_clkout_src_t` `source`
- `sim_clkout_div_t` `divider`

#### Field Documentation

##### 14.9.2.1.1 `sim_clkout_div_t` `divider`

SIM ClockOut divide ratio.

Definition at line 124 of file `clock_S32K1xx.h`.

##### 14.9.2.1.2 bool `enable`

SIM ClockOut enable.

Definition at line 122 of file `clock_S32K1xx.h`.

##### 14.9.2.1.3 bool `initialize`

Initialize or not the ClockOut clock.

Definition at line 121 of file `clock_S32K1xx.h`.

#### 14.9.2.1.4 `sim_clkout_src_t` source

SIM ClockOut source select.

Definition at line 123 of file `clock_S32K1xx.h`.

#### 14.9.2.2 `struct sim_lpo_clock_config_t`

SIM LPO Clocks configuration. Implements `sim_lpo_clock_config_t_Class`.

Definition at line 132 of file `clock_S32K1xx.h`.

##### Data Fields

- bool `initialize`
- `sim_rtc_clk_sel_src_t` `sourceRtcClk`
- `sim_lpoclk_sel_src_t` `sourceLpoClk`
- bool `enableLpo32k`
- bool `enableLpo1k`

##### Field Documentation

#### 14.9.2.2.1 `bool enableLpo1k`

MSCM Clock Gating Control enable.

Definition at line 138 of file `clock_S32K1xx.h`.

#### 14.9.2.2.2 `bool enableLpo32k`

MSCM Clock Gating Control enable.

Definition at line 137 of file `clock_S32K1xx.h`.

#### 14.9.2.2.3 `bool initialize`

Initialize or not the LPO clock.

Definition at line 134 of file `clock_S32K1xx.h`.

#### 14.9.2.2.4 `sim_lpoclk_sel_src_t` `sourceLpoClk`

LPO clock source select.

Definition at line 136 of file `clock_S32K1xx.h`.

#### 14.9.2.2.5 `sim_rtc_clk_sel_src_t` `sourceRtcClk`

RTC\_CLK source select.

Definition at line 135 of file `clock_S32K1xx.h`.

#### 14.9.2.3 `struct sim_tclk_config_t`

SIM Platform Gate Clock configuration. Implements `sim_tclk_config_t_Class`.

Definition at line 145 of file `clock_S32K1xx.h`.

##### Data Fields

- bool `initialize`
- `uint32_t` `tclkFreq` [`NUMBER_OF_TCLK_INPUTS`]

##### Field Documentation

#### 14.9.2.3.1 bool initialize

Initialize or not the Trace clock.

Definition at line 147 of file clock\_S32K1xx.h.

#### 14.9.2.3.2 uint32\_t tclkFreq[NUMBER\_OF\_TCLK\_INPUTS]

TCLKx frequency.

Definition at line 148 of file clock\_S32K1xx.h.

#### 14.9.2.4 struct sim\_plat\_gate\_config\_t

SIM Platform Gate Clock configuration. Implements sim\_plat\_gate\_config\_t\_Class.

Definition at line 155 of file clock\_S32K1xx.h.

#### Data Fields

- bool [initialize](#)
- bool [enableMscm](#)
- bool [enableMpu](#)
- bool [enableDma](#)
- bool [enableErm](#)
- bool [enableEim](#)

#### Field Documentation

##### 14.9.2.4.1 bool enableDma

DMA Clock Gating Control enable.

Definition at line 160 of file clock\_S32K1xx.h.

##### 14.9.2.4.2 bool enableEim

EIM Clock Gating Control enable.

Definition at line 162 of file clock\_S32K1xx.h.

##### 14.9.2.4.3 bool enableErm

ERM Clock Gating Control enable.

Definition at line 161 of file clock\_S32K1xx.h.

##### 14.9.2.4.4 bool enableMpu

MPU Clock Gating Control enable.

Definition at line 159 of file clock\_S32K1xx.h.

##### 14.9.2.4.5 bool enableMscm

MSCM Clock Gating Control enable.

Definition at line 158 of file clock\_S32K1xx.h.

##### 14.9.2.4.6 bool initialize

Initialize or not the Trace clock.

Definition at line 157 of file clock\_S32K1xx.h.

#### 14.9.2.5 struct sim\_qspi\_ref\_clk\_gating\_t

SIM QSPI reference clock gating. Implements sim\_qspi\_ref\_clk\_gating\_t\_Class.

Definition at line 169 of file clock\_S32K1xx.h.

##### Data Fields

- bool [enableQspiRefClk](#)

##### Field Documentation

#### 14.9.2.5.1 bool enableQspiRefClk

qspi internal reference clock gating control enable.

Definition at line 171 of file clock\_S32K1xx.h.

#### 14.9.2.6 struct sim\_trace\_clock\_config\_t

SIM Debug Trace clock configuration. Implements sim\_trace\_clock\_config\_t\_Class.

Definition at line 190 of file clock\_S32K1xx.h.

##### Data Fields

- bool [initialize](#)
- bool [divEnable](#)
- [clock\\_trace\\_src\\_t](#) [source](#)
- [uint8\\_t](#) [divider](#)
- bool [divFraction](#)

##### Field Documentation

#### 14.9.2.6.1 bool divEnable

Trace clock divider enable.

Definition at line 193 of file clock\_S32K1xx.h.

#### 14.9.2.6.2 bool divFraction

Trace clock divider fraction.

Definition at line 196 of file clock\_S32K1xx.h.

#### 14.9.2.6.3 uint8\_t divider

Trace clock divider divisor.

Definition at line 195 of file clock\_S32K1xx.h.

#### 14.9.2.6.4 bool initialize

Initialize or not the Trace clock.

Definition at line 192 of file clock\_S32K1xx.h.

#### 14.9.2.6.5 clock\_trace\_src\_t source

Trace clock select.

Definition at line 194 of file clock\_S32K1xx.h.

#### 14.9.2.7 struct sim\_clock\_config\_t

SIM configure structure. Implements sim\_clock\_config\_t\_Class.

Definition at line 203 of file clock\_S32K1xx.h.

##### Data Fields

- [sim\\_clock\\_out\\_config\\_t clockOutConfig](#)
- [sim\\_lpo\\_clock\\_config\\_t lpoClockConfig](#)
- [sim\\_tclk\\_config\\_t tclkConfig](#)
- [sim\\_plat\\_gate\\_config\\_t platGateConfig](#)
- [sim\\_trace\\_clock\\_config\\_t traceClockConfig](#)
- [sim\\_qspi\\_ref\\_clk\\_gating\\_t qspiRefClkGating](#)

##### Field Documentation

#### 14.9.2.7.1 sim\_clock\_out\_config\_t clockOutConfig

Clock Out configuration.

Definition at line 205 of file clock\_S32K1xx.h.

#### 14.9.2.7.2 sim\_lpo\_clock\_config\_t lpoClockConfig

Low Power Clock configuration.

Definition at line 206 of file clock\_S32K1xx.h.

#### 14.9.2.7.3 sim\_plat\_gate\_config\_t platGateConfig

Platform Gate Clock configuration.

Definition at line 208 of file clock\_S32K1xx.h.

#### 14.9.2.7.4 sim\_qspi\_ref\_clk\_gating\_t qspiRefClkGating

Qspi Reference Clock Gating.

Definition at line 210 of file clock\_S32K1xx.h.

#### 14.9.2.7.5 sim\_tclk\_config\_t tclkConfig

Platform Gate Clock configuration.

Definition at line 207 of file clock\_S32K1xx.h.

#### 14.9.2.7.6 sim\_trace\_clock\_config\_t traceClockConfig

Trace clock configuration.

Definition at line 209 of file clock\_S32K1xx.h.

#### 14.9.2.8 struct scg\_system\_clock\_config\_t

SCG system clock configuration. Implements scg\_system\_clock\_config\_t\_Class.

Definition at line 255 of file clock\_S32K1xx.h.

##### Data Fields

- [scg\\_system\\_clock\\_div\\_t divSlow](#)
- [scg\\_system\\_clock\\_div\\_t divBus](#)
- [scg\\_system\\_clock\\_div\\_t divCore](#)
- [scg\\_system\\_clock\\_src\\_t src](#)

## Field Documentation

### 14.9.2.8.1 `scg_system_clock_div_t` divBus

BUS clock divider.

Definition at line 258 of file `clock_S32K1xx.h`.

### 14.9.2.8.2 `scg_system_clock_div_t` divCore

Core clock divider.

Definition at line 259 of file `clock_S32K1xx.h`.

### 14.9.2.8.3 `scg_system_clock_div_t` divSlow

Slow clock divider.

Definition at line 257 of file `clock_S32K1xx.h`.

### 14.9.2.8.4 `scg_system_clock_src_t` src

System clock source.

Definition at line 260 of file `clock_S32K1xx.h`.

## 14.9.3 Macro Definition Documentation

### 14.9.3.1 `#define` NUMBER\_OF\_TCLK\_INPUTS 3U

Definition at line 49 of file `clock_S32K1xx.h`.

## 14.9.4 Enumeration Type Documentation

### 14.9.4.1 `enum` clock\_trace\_src\_t

Debug trace clock source select Implements `clock_trace_src_t_Class`.

## Enumerator

**`CLOCK_TRACE_SRC_CORE_CLK`** core clock

**`CLOCK_TRACE_SRC_PLATFORM_CLK`** platform clock

Definition at line 179 of file `clock_S32K1xx.h`.

### 14.9.4.2 `enum` scg\_system\_clock\_div\_t

SCG system clock divider value. Implements `scg_system_clock_div_t_Class`.

## Enumerator

**`SCG_SYSTEM_CLOCK_DIV_BY_1`** Divided by 1.

**`SCG_SYSTEM_CLOCK_DIV_BY_2`** Divided by 2.

**`SCG_SYSTEM_CLOCK_DIV_BY_3`** Divided by 3.

**`SCG_SYSTEM_CLOCK_DIV_BY_4`** Divided by 4.

**`SCG_SYSTEM_CLOCK_DIV_BY_5`** Divided by 5.

**`SCG_SYSTEM_CLOCK_DIV_BY_6`** Divided by 6.

**`SCG_SYSTEM_CLOCK_DIV_BY_7`** Divided by 7.

**`SCG_SYSTEM_CLOCK_DIV_BY_8`** Divided by 8.

**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_9** Divided by 9.  
**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_10** Divided by 10.  
**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_11** Divided by 11.  
**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_12** Divided by 12.  
**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_13** Divided by 13.  
**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_14** Divided by 14.  
**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_15** Divided by 15.  
**SCG\_SYSTEM\_CLOCK\_DIV\_BY\_16** Divided by 16.

Definition at line 231 of file clock\_S32K1xx.h.

#### 14.9.4.3 enum scg\_system\_clock\_src\_t

SCG system clock source. Implements scg\_system\_clock\_src\_t\_Class.

##### Enumerator

**SCG\_SYSTEM\_CLOCK\_SRC\_SYS\_OSC** System OSC.  
**SCG\_SYSTEM\_CLOCK\_SRC\_SIRC** Slow IRC.  
**SCG\_SYSTEM\_CLOCK\_SRC\_FIRC** Fast IRC.  
**SCG\_SYSTEM\_CLOCK\_SRC\_SYS\_PLL** System PLL.  
**SCG\_SYSTEM\_CLOCK\_SRC\_NONE** MAX value.

Definition at line 218 of file clock\_S32K1xx.h.

#### 14.9.4.4 enum sim\_clkout\_div\_t

SIM CLKOUT divider.

##### Enumerator

**SIM\_CLKOUT\_DIV\_BY\_1** Divided by 1  
**SIM\_CLKOUT\_DIV\_BY\_2** Divided by 2  
**SIM\_CLKOUT\_DIV\_BY\_3** Divided by 3  
**SIM\_CLKOUT\_DIV\_BY\_4** Divided by 4  
**SIM\_CLKOUT\_DIV\_BY\_5** Divided by 5  
**SIM\_CLKOUT\_DIV\_BY\_6** Divided by 6  
**SIM\_CLKOUT\_DIV\_BY\_7** Divided by 7  
**SIM\_CLKOUT\_DIV\_BY\_8** Divided by 8

Definition at line 102 of file clock\_S32K1xx.h.

#### 14.9.4.5 enum sim\_clkout\_src\_t

SIM CLKOUT select.

##### Enumerator

**SIM\_CLKOUT\_SEL\_SYSTEM\_SCG\_CLKOUT** SCG CLKOUT  
**SIM\_CLKOUT\_SEL\_SYSTEM\_SOSC\_DIV2\_CLK** SOSC DIV2 CLK  
**SIM\_CLKOUT\_SEL\_SYSTEM\_SIRC\_DIV2\_CLK** SIRC DIV2 CLK  
**SIM\_CLKOUT\_SEL\_SYSTEM\_FIRC\_DIV2\_CLK** FIRC DIV2 CLK  
**SIM\_CLKOUT\_SEL\_SYSTEM\_HCLK** HCLK

***SIM\_CLKOUT\_SEL\_SYSTEM\_SPLL\_DIV2\_CLK*** SPLL DIV2 CLK  
***SIM\_CLKOUT\_SEL\_SYSTEM\_BUS\_CLK*** BUS\_CLK  
***SIM\_CLKOUT\_SEL\_SYSTEM\_LPO\_128K\_CLK*** LPO\_CLK 128 Khz  
***SIM\_CLKOUT\_SEL\_SYSTEM\_LPO\_CLK*** LPO\_CLK as selected by SIM LPO CLK Select  
***SIM\_CLKOUT\_SEL\_SYSTEM\_RTC\_CLK*** RTC CLK as selected by SIM CLK 32 KHz Select

Definition at line 85 of file clock\_S32K1xx.h.

14.9.4.6 enum `sim_lpoclk_sel_src_t`

SIM LPOCLKSEL clock source select Implements `sim_lpoclk_sel_src_t_Class`.

Enumerator

***SIM\_LPO\_CLK\_SEL\_LPO\_128K***  
***SIM\_LPO\_CLK\_SEL\_NO\_CLOCK***  
***SIM\_LPO\_CLK\_SEL\_LPO\_32K***  
***SIM\_LPO\_CLK\_SEL\_LPO\_1K***

Definition at line 74 of file clock\_S32K1xx.h.

14.9.4.7 enum `sim_rtc_clk_sel_src_t`

SIM CLK32KSEL clock source select Implements `sim_rtc_clk_sel_src_t_Class`.

Enumerator

***SIM\_RTCCLK\_SEL\_SOSCDIV1\_CLK***  
***SIM\_RTCCLK\_SEL\_LPO\_32K***  
***SIM\_RTCCLK\_SEL\_RTC\_CLKIN***  
***SIM\_RTCCLK\_SEL\_FIRCDIV1\_CLK***

Definition at line 62 of file clock\_S32K1xx.h.

14.9.5 Variable Documentation

14.9.5.1 `uint32_t g_RtcClkInFreq`

Definition at line 72 of file clock\_S32K1xx.c.

14.9.5.2 `uint32_t g_TClkFreq[NUMBER_OF_TCLK_INPUTS]`

Definition at line 69 of file clock\_S32K1xx.c.

14.9.5.3 `uint32_t g_xtal0ClkFreq`

Definition at line 75 of file clock\_S32K1xx.c.

14.9.5.4 `const uint8_t peripheralFeaturesList[CLOCK_NAME_COUNT]`

Peripheral features list Constant array storing the mappings between clock names of the peripherals and feature lists.

Definition at line 131 of file clock\_S32K1xx.c.

## 14.10 Common Core API.

### 14.10.1 Detailed Description

This group contains general core APIs that used for both protocol LIN 2.1 and J2602.

#### Modules

- [Driver and cluster management](#)  
*API perform the initialization of the LIN core.*
- [Interface management](#)  
*This group contains APIs that help users manage interface(s) in LIN node.*
- [Notification](#)  
*This group contains APIs that let users know when a signal's value changed.*
- [Schedule management](#)  
*This group contains APIs that help users manage schedule tables in master node only.*
- [Signal interaction](#)  
*This group contains APIs that help users interact with signals of LIN node.*
- [User provided call-outs](#)  
*This group contains APIs which may be called from within the LIN module in order to enable/disable LIN communication interrupts.*

#### Macros

- #define [SAVE\\_CONFIG\\_SET](#) 0x0040U
- #define [EVENT\\_TRIGGER\\_COLLISION\\_SET](#) 0x0020U
- #define [BUS\\_ACTIVITY\\_SET](#) 0x0010U
- #define [GO\\_TO\\_SLEEP\\_SET](#) 0x0008U
- #define [OVERRUN](#) 0x0004U
- #define [SUCCESSFULL\\_TRANSFER](#) 0x0002U
- #define [ERROR\\_IN\\_RESPONSE](#) 0x0001U

### 14.10.2 Macro Definition Documentation

#### 14.10.2.1 #define BUS\_ACTIVITY\_SET 0x0010U

Bus activity

Definition at line 35 of file lin\_common\_api.h.

#### 14.10.2.2 #define ERROR\_IN\_RESPONSE 0x0001U

Error in response

Definition at line 39 of file lin\_common\_api.h.

#### 14.10.2.3 #define EVENT\_TRIGGER\_COLLISION\_SET 0x0020U

Event triggered frame collision

Definition at line 34 of file lin\_common\_api.h.

#### 14.10.2.4 #define GO\_TO\_SLEEP\_SET 0x0008U

Go to sleep

Definition at line 36 of file lin\_common\_api.h.

**14.10.2.5 #define OVERRUN 0x0004U**

Overrun

Definition at line 37 of file lin\_common\_api.h.

**14.10.2.6 #define SAVE\_CONFIG\_SET 0x0040U**

Save configuration

Definition at line 33 of file lin\_common\_api.h.

**14.10.2.7 #define SUCCESSFULL\_TRANSFER 0x0002U**

Successful transfer

Definition at line 38 of file lin\_common\_api.h.

## 14.11 Common Transport Layer API

### 14.11.1 Detailed Description

Contains Transport Layer APIs that used for both protocols LIN 2.1 and J2602.

#### Modules

- [Cooked API](#)

*Cooked processing of diagnostic messages manages one complete message at a time.*

- [Initialization](#)

*Initialize transport layer (queues, status, ...).*

- [Raw API](#)

*The raw API is operating on PDU level and it is typically used to gateway PDUs between CAN and LIN.*

#### Macros

- #define [LD\\_READ\\_OK](#) 0x33U
- #define [LD\\_LENGTH\\_TOO\\_SHORT](#) 0x34U
- #define [LD\\_DATA\\_ERROR](#) 0x43U
- #define [LD\\_LENGTH\\_NOT\\_CORRECT](#) 0x44U
- #define [LD\\_SET\\_OK](#) 0x45U
- #define [SERVICE\\_TARGET\\_RESET](#) 0xB5U
- #define [RES\\_POSITIVE](#) 0x40U
- #define [LIN\\_PRODUCT\\_ID](#) 0x00U
- #define [LIN\\_SERIAL\\_NUMBER](#) 0x01U
- #define [LD\\_BROADCAST](#) 0x7FU
- #define [LD\\_FUNCTIONAL\\_NAD](#) 0x7EU
- #define [LD\\_ANY\\_SUPPLIER](#) 0x7FFFU
- #define [LD\\_ANY\\_FUNCTION](#) 0xFFFFU
- #define [LD\\_ANY\\_MESSAGE](#) 0xFFFFU
- #define [RES\\_NEGATIVE](#) 0x7FU
- #define [GENERAL\\_REJECT](#) 0x10U
- #define [SERVICE\\_NOT\\_SUPPORTED](#) 0x11U
- #define [SUBFUNCTION\\_NOT\\_SUPPORTED](#) 0x12U
- #define [NEGATIVE](#) 0U
- #define [POSITIVE](#) 1U
- #define [TRANSMITTING](#) 0U
- #define [RECEIVING](#) 1U
- #define [DIAG\\_SERVICE\\_CALLBACK\\_HANDLER](#)(iii, sid) [lin\\_diag\\_service\\_callback](#)((iii), (sid))

#### Functions

- void [lin\\_diag\\_service\\_callback](#) (l\_ifc\_handle iii, l\_u8 sid)

### 14.11.2 Macro Definition Documentation

14.11.2.1 #define [DIAG\\_SERVICE\\_CALLBACK\\_HANDLER](#)( iii, sid ) [lin\\_diag\\_service\\_callback](#)((iii), (sid))

Definition at line 89 of file [lin\\_commonmtl\\_api.h](#).

**14.11.2.2 #define GENERAL\_REJECT 0x10U**

Error code raised when request for service not supported comes

Definition at line 74 of file lin\_commontl\_api.h.

**14.11.2.3 #define LD\_ANY\_FUNCTION 0xFFFFU**

Function

Definition at line 69 of file lin\_commontl\_api.h.

**14.11.2.4 #define LD\_ANY\_MESSAGE 0xFFFFU**

Message

Definition at line 70 of file lin\_commontl\_api.h.

**14.11.2.5 #define LD\_ANY\_SUPPLIER 0x7FFFU**

Supplier

Definition at line 68 of file lin\_commontl\_api.h.

**14.11.2.6 #define LD\_BROADCAST 0x7FU**

Broadcast NAD

Definition at line 66 of file lin\_commontl\_api.h.

**14.11.2.7 #define LD\_DATA\_ERROR 0x43U**

Data error

Definition at line 53 of file lin\_commontl\_api.h.

**14.11.2.8 #define LD\_FUNCTIONAL\_NAD 0x7EU**

Functional NAD

Definition at line 67 of file lin\_commontl\_api.h.

**14.11.2.9 #define LD\_LENGTH\_NOT\_CORRECT 0x44U**

Length not correct

Definition at line 54 of file lin\_commontl\_api.h.

**14.11.2.10 #define LD\_LENGTH\_TOO\_SHORT 0x34U**

Length too short

Definition at line 51 of file lin\_commontl\_api.h.

**14.11.2.11 #define LD\_READ\_OK 0x33U**

Read OK

Definition at line 50 of file lin\_commontl\_api.h.

**14.11.2.12 #define LD\_SET\_OK 0x45U**

Set OK

Definition at line 55 of file lin\_commontl\_api.h.

14.11.2.13 `#define LIN_PRODUCT_ID 0x00U`

Node product identifier

Definition at line 62 of file `lin_commontl_api.h`.

14.11.2.14 `#define LIN_SERIAL_NUMBER 0x01U`

Serial number

Definition at line 63 of file `lin_commontl_api.h`.

14.11.2.15 `#define NEGATIVE 0U`

Negative response

Definition at line 79 of file `lin_commontl_api.h`.

14.11.2.16 `#define POSITIVE 1U`

Positive response

Definition at line 80 of file `lin_commontl_api.h`.

14.11.2.17 `#define RECEIVING 1U`

Receiving

Definition at line 83 of file `lin_commontl_api.h`.

14.11.2.18 `#define RES_NEGATIVE 0x7FU`

Negative response

Definition at line 73 of file `lin_commontl_api.h`.

14.11.2.19 `#define RES_POSITIVE 0x40U`

Positive response

Definition at line 59 of file `lin_commontl_api.h`.

14.11.2.20 `#define SERVICE_NOT_SUPPORTED 0x11U`

Error code in negative response for not supported service

Definition at line 75 of file `lin_commontl_api.h`.

14.11.2.21 `#define SERVICE_TARGET_RESET 0xB5U`

Target reset service

Definition at line 58 of file `lin_commontl_api.h`.

14.11.2.22 `#define SUBFUNCTION_NOT_SUPPORTED 0x12U`

Error code in negative response for not supported sub function

Definition at line 76 of file `lin_commontl_api.h`.

14.11.2.23 `#define TRANSMITTING 0U`

Transmitting

Definition at line 82 of file `lin_commontl_api.h`.

### 14.11.3 Function Documentation

#### 14.11.3.1 void lin\_diag\_service\_callback ( l\_ifc\_handle *iii*, l\_u8 *sid* )

Definition at line 1059 of file lin\_diagnostic\_service.c.

## 14.12 Comparator (CMP)

### 14.12.1 Detailed Description

#### Hardware background

The comparator (CMP) module is an analog comparator integrated in MCU.

Features of the CMP module include:

- 8 bit DAC with 2 voltage reference source
- 8 analog inputs from external pins
- Round robin check. In summary, this allow the CMP to operate independently in STOP and VLPS mode, whilst being triggered periodically to sample up to 8 inputs. Only if an input changes state is a full wakeup generated.
- Operational over the entire supply range
- Inputs may range from rail to rail
- Programmable hysteresis control
- Selectable interrupt on rising-edge, falling-edge, or both rising or falling edges of the comparator output
- Selectable inversion on comparator output
- Capability to produce a wide range of outputs such as: sampled, windowed, which is ideal for certain PWM zero-crossing-detection applications and digitally filtered
- A comparison event can be selected to trigger a DMA transfer
- The window and filter functions are not available in STOP modes.

#### How to use the CMP driver in your application

The user can configure the CMP in many ways: -CMP\_DRV\_Init - configures all CMP features -CMP\_DRV\_ConfigDAC - configures only DAC features -CMP\_DRV\_ConfigTriggerMode - configures only trigger mode features -CMP\_DRV\_ConfigComparator - configures only analog comparator features -CMP\_DRV\_ConfigMUX - configures only MUX features

Also the current configuration can be read using: -CMP\_DRV\_GetConfigAll - gets all CMP configuration -CMP\_DRV\_GetDACConfig - gets only DAC configuration -CMP\_DRV\_GetMUXConfig - gets only MUX configuration -CMP\_DRV\_GetInitTriggerMode - gets only trigger mode configuration -CMP\_DRV\_GetComparatorConfig - gets only analog comparator features

When the MCU exits from STOP mode CMP\_DRV\_GetInputFlags can be used to get the channel which triggered the wakeup. Please use this function only in this use case. CMP\_DRV\_ClearInputFlags will be used to clear this input change flags.

CMP\_DRV\_GetOutputFlags can be used to get output flag state and CMP\_DRV\_ClearOutputFlags to clear them.

The main structure used to configure your application is [cmp\\_module\\_t](#). This structure includes configuration structures for trigger mode, MUX, DAC and comparator: [cmp\\_comparator\\_t](#), [cmp\\_anmux\\_t](#), [cmp\\_dac\\_t](#) and [cmp\\_trigger\\_mode\\_t](#)

#### Example:

The next example will compare 2 external signals (CMP input 0 an CMP input 1). The output can be measured on port E, pin 4.

```
const cmp_module_t cmp_general_config =
{
    {
        .dmaTriggerState      = false,
```

```

        .outputInterruptTrigger = CMP_NO_EVENT,
        .mode                   = CMP_CONTINUOUS,
        .filterSamplePeriod    = 0,
        .filterSampleCount     = 0,
        .powerMode             = CMP_LOW_SPEED,
        .inverterState         = CMP_NORMAL,
        .outputSelect          = CMP_COUT,
        .pinState              = CMP_AVAILABLE,
        .offsetLevel           = CMP_LEVEL_OFFSET_0,
        .hysteresisLevel       = CMP_LEVEL_HYS_0
    },

    {
        .positivePortMux       = CMP_MUX,
        .negativePortMux      = CMP_MUX,
        .positiveInputMux     = 0,
        .negativeInputMux     = 1
    },

    {
        .voltageReferenceSource = CMP_VIN1,
        .voltage                = 120,
        .state                  = false,
    },

    {
        .roundRobinState       = false,
        .roundRobinInterruptState = false,
        .fixedPort             = CMP_PLUS_FIXED,
        .fixedChannel          = 0,
        .samples               = 0,
        .initializationDelay   = 0,
        /* Channel 0 is enabled for round robin check */
        /* Channel 1 is enabled for round robin check */
        /* Channel 2 is enabled for round robin check */
        /* Channel 3 is enabled for round robin check */
        /* Channel 4 is enabled for round robin check */
        /* Channel 5 is enabled for round robin check */
        /* Channel 6 is enabled for round robin check */
        /* Channel 7 is enabled for round robin check */
        .roundRobinChannelsState = 255,
        /* Initial comparison result for channel 0 is 1 */
        /* Initial comparison result for channel 1 is 1 */
        /* Initial comparison result for channel 2 is 1 */
        /* Initial comparison result for channel 3 is 1 */
        /* Initial comparison result for channel 4 is 1 */
        /* Initial comparison result for channel 5 is 1 */
        /* Initial comparison result for channel 6 is 1 */
        /* Initial comparison result for channel 7 is 1 */
        .programedState       = 255
    }
};

#define COMPARATOR_PORT      PORTA
#define COMPARATOR_INPUT1_PIN 0UL
#define COMPARATOR_INPUT2_PIN 1UL
#define COMPARATOR_OUTPUT   4UL
#define COMPARATOR_INSTANCE 0UL

int main(void)
{
    /* Write your local variable definition here */
    PCC_Type *pccBase = PCC_BASE_PTRS;
    /* Enable clock source for CMP0 */
    PCC_HAL_SetClockMode(pccBase, PCC_CMP0_CLOCK, true);

    /* Enable clock source for PORTA */
    PCC_HAL_SetClockMode(pccBase, PCC_PORTA_CLOCK, true);

    /* Set pins used by CMP */
    /* The negative port is connected to PTA0 and positive port is connected to PTA1. The
       comparator output can be visualized on PTA4 */
    PORT_HAL_SetMuxModeSel(COMPARATOR_PORT, COMPARATOR_INPUT1_PIN, PORT_PIN_DISABLED);
    PORT_HAL_SetMuxModeSel(COMPARATOR_PORT, COMPARATOR_INPUT2_PIN, PORT_PIN_DISABLED);
    /* Please DISCONNECT JTAG. If not the comparator output will be connected to JTAG_TMS.*/
    PORT_HAL_SetMuxModeSel(COMPARATOR_PORT, COMPARATOR_OUTPUT, PORT_MUX_ALT4 );
    /* Init CMP module */
    CMP_DRV_Init(COMPARATOR_INSTANCE, &cmp_general_config);
    for (;;)
    {
        return(0);
    }
}

```

**Modules**

- [Comparator Driver](#)

*Comparator Peripheral Driver.*

## 14.13 Comparator Driver

### 14.13.1 Detailed Description

Comparator Peripheral Driver.

Definitions

#### Data Structures

- struct [cmp\\_comparator\\_t](#)  
*Defines the block configuration. [More...](#)*
- struct [cmp\\_anmux\\_t](#)  
*Defines the analog mux. [More...](#)*
- struct [cmp\\_dac\\_t](#)  
*Defines the DAC block. [More...](#)*
- struct [cmp\\_trigger\\_mode\\_t](#)  
*Defines the trigger mode. [More...](#)*
- struct [cmp\\_module\\_t](#)  
*Defines the comparator module configuration. [More...](#)*

#### Macros

- #define [CMP\\_INPUT\\_FLAGS\\_MASK](#) 0xFF0000
- #define [CMP\\_INPUT\\_FLAGS\\_SHIFT](#) 16U
- #define [CMP\\_ROUND\\_ROBIN\\_CHANNELS\\_MASK](#) 0xFF0000
- #define [CMP\\_ROUND\\_ROBIN\\_CHANNELS\\_SHIFT](#) 16U

#### Typedefs

- typedef uint8\_t [cmp\\_ch\\_list\\_t](#)  
*Comparator channels list (1bit/channel) |-----|-----|---|-----|-----| |CH7\_state|CH6\_state|....|CH1\_↔ state|CH0\_state| |-----|-----|---|-----|-----| Implements : [cmp\\_ch\\_list\\_t\\_Class](#).*
- typedef uint8\_t [cmp\\_ch\\_number\\_t](#)  
*Number of channel Implements : [cmp\\_ch\\_number\\_t\\_Class](#).*

#### Enumerations

- enum [cmp\\_power\\_mode\\_t](#) { [CMP\\_LOW\\_SPEED](#) = 0U, [CMP\\_HIGH\\_SPEED](#) = 1U }  
*Power Modes selection Implements : [cmp\\_power\\_mode\\_t\\_Class](#).*
- enum [cmp\\_voltage\\_reference\\_t](#) { [CMP\\_VIN1](#) = 0U, [CMP\\_VIN2](#) = 1U }  
*Voltage Reference selection Implements : [cmp\\_voltage\\_reference\\_t\\_Class](#).*
- enum [cmp\\_port\\_mux\\_t](#) { [CMP\\_DAC](#) = 0U, [CMP\\_MUX](#) = 1U }  
*Port Mux Source selection Implements : [cmp\\_port\\_mux\\_t\\_Class](#).*
- enum [cmp\\_inverter\\_t](#) { [CMP\\_NORMAL](#) = 0U, [CMP\\_INVERT](#) = 1U }  
*Comparator output invert selection Implements : [cmp\\_inverter\\_t\\_Class](#).*
- enum [cmp\\_output\\_select\\_t](#) { [CMP\\_COUT](#) = 0U, [CMP\\_COUTA](#) = 1U }  
*Comparator output select selection Implements : [cmp\\_output\\_select\\_t\\_Class](#).*
- enum [cmp\\_output\\_enable\\_t](#) { [CMP\\_UNAVAILABLE](#) = 0U, [CMP\\_AVAILABLE](#) = 1U }  
*Comparator output pin enable selection Implements : [cmp\\_output\\_enable\\_t\\_Class](#).*
- enum [cmp\\_offset\\_t](#) { [CMP\\_LEVEL\\_OFFSET\\_0](#) = 0U, [CMP\\_LEVEL\\_OFFSET\\_1](#) = 1U }  
*Comparator hard block offset control Implements : [cmp\\_offset\\_t\\_Class](#).*

- enum `cmp_hysteresis_t` { `CMP_LEVEL_HYS_0` = 0U, `CMP_LEVEL_HYS_1` = 1U, `CMP_LEVEL_HYS_2` = 2U, `CMP_LEVEL_HYS_3` = 3U }  
*Comparator hysteresis control Implements : `cmp_hysteresis_t_Class`.*
- enum `cmp_fixed_port_t` { `CMP_PLUS_FIXED` = 0U, `CMP_MINUS_FIXED` = 1U }  
*Comparator Round-Robin fixed port Implements : `cmp_fixed_port_t_Class`.*
- enum `cmp_output_trigger_t` { `CMP_NO_EVENT` = 0U, `CMP_FALLING_EDGE` = 1U, `CMP_RISING_EDGE` = 2U, `CMP_BOTH_EDGES` = 3U }  
*Comparator output interrupt configuration Implements : `cmp_output_trigger_t_Class`.*
- enum `cmp_mode_t` {  
`CMP_DISABLED` = 0U, `CMP_CONTINUOUS` = 1U, `CMP_SAMPLED_NONFILTRED_INT_CLK` = 2U, `CMP_SAMPLED_NONFILTRED_EXT_CLK` = 3U,  
`CMP_SAMPLED_FILTRED_INT_CLK` = 4U, `CMP_SAMPLED_FILTRED_EXT_CLK` = 5U, `CMP_WINDOWED_RESAMPLED` = 6U, `CMP_WINDOWED_FILTRED` = 7U,  
`CMP_WINDOWED_FILTRED` = 8U }  
*Comparator functional modes Implements : `cmp_mode_t_Class`.*

**cMP DRV.**

- status\_t `CMP_DRV_Reset` (const uint32\_t instance)  
*Reset all registers.*
- status\_t `CMP_DRV_GetInitConfigAll` (`cmp_module_t` \*config)  
*Get reset configuration for all registers.*
- status\_t `CMP_DRV_Init` (const uint32\_t instance, const `cmp_module_t` \*const config)  
*Configure all comparator features with the given configuration structure.*
- status\_t `CMP_DRV_GetConfigAll` (const uint32\_t instance, `cmp_module_t` \*const config)  
*Gets the current comparator configuration.*
- status\_t `CMP_DRV_GetInitConfigDAC` (`cmp_dac_t` \*config)  
*Get reset configuration for registers related with DAC.*
- status\_t `CMP_DRV_ConfigDAC` (const uint32\_t instance, const `cmp_dac_t` \*config)  
*Configure only the DAC component.*
- status\_t `CMP_DRV_GetDACConfig` (const uint32\_t instance, `cmp_dac_t` \*const config)  
*Return current configuration for DAC.*
- status\_t `CMP_DRV_GetInitConfigMUX` (`cmp_anmux_t` \*config)  
*Get reset configuration for registers related with MUX.*
- status\_t `CMP_DRV_ConfigMUX` (const uint32\_t instance, const `cmp_anmux_t` \*config)  
*Configure only the MUX component.*
- status\_t `CMP_DRV_GetMUXConfig` (const uint32\_t instance, `cmp_anmux_t` \*const config)  
*Return configuration only for the MUX component.*
- status\_t `CMP_DRV_GetInitTriggerMode` (`cmp_trigger_mode_t` \*config)  
*Get reset configuration for registers related with Trigger Mode.*
- status\_t `CMP_DRV_ConfigTriggerMode` (const uint32\_t instance, const `cmp_trigger_mode_t` \*config)  
*Configure trigger mode.*
- status\_t `CMP_DRV_GetTriggerModeConfig` (const uint32\_t instance, `cmp_trigger_mode_t` \*const config)  
*Get current trigger mode configuration.*
- status\_t `CMP_DRV_GetOutputFlags` (const uint32\_t instance, `cmp_output_trigger_t` \*flags)  
*Get comparator output flags.*
- status\_t `CMP_DRV_ClearOutputFlags` (const uint32\_t instance)  
*Clear comparator output flags.*
- status\_t `CMP_DRV_GetInputFlags` (const uint32\_t instance, `cmp_ch_list_t` \*flags)  
*Gets input channels change flags.*
- status\_t `CMP_DRV_ClearInputFlags` (const uint32\_t instance)

*Clear comparator input channels flags.*

- status\_t [CMP\\_DRV\\_GetInitConfigComparator](#) ([cmp\\_comparator\\_t](#) \*config)

*Get reset configuration for registers related with comparator features.*

- status\_t [CMP\\_DRV\\_ConfigComparator](#) (const uint32\_t instance, const [cmp\\_comparator\\_t](#) \*config)

*Configure only comparator features.*

- status\_t [CMP\\_DRV\\_GetComparatorConfig](#) (const uint32\_t instance, [cmp\\_comparator\\_t](#) \*config)

*Return configuration for comparator from CMP module.*

### 14.13.2 Data Structure Documentation

#### 14.13.2.1 struct [cmp\\_comparator\\_t](#)

Defines the block configuration.

This structure is used to configure only comparator block module(filtering, sampling, power\_mode etc.) Implements : [cmp\\_comparator\\_t\\_Class](#)

Definition at line 170 of file [cmp\\_driver.h](#).

#### Data Fields

- bool [dmaTriggerState](#)
- [cmp\\_output\\_trigger\\_t](#) [outputInterruptTrigger](#)
- [cmp\\_mode\\_t](#) [mode](#)
- uint8\_t [filterSamplePeriod](#)
- uint8\_t [filterSampleCount](#)
- [cmp\\_power\\_mode\\_t](#) [powerMode](#)
- [cmp\\_inverter\\_t](#) [inverterState](#)
- [cmp\\_output\\_enable\\_t](#) [pinState](#)
- [cmp\\_output\\_select\\_t](#) [outputSelect](#)
- [cmp\\_offset\\_t](#) [offsetLevel](#)
- [cmp\\_hysteresis\\_t](#) [hysteresisLevel](#)

#### Field Documentation

##### 14.13.2.1.1 bool [dmaTriggerState](#)

True if DMA transfer trigger from comparator is enable.

Definition at line 172 of file [cmp\\_driver.h](#).

##### 14.13.2.1.2 uint8\_t [filterSampleCount](#)

Number of sample count for filtering.

Definition at line 179 of file [cmp\\_driver.h](#).

##### 14.13.2.1.3 uint8\_t [filterSamplePeriod](#)

Filter sample period.

Definition at line 178 of file [cmp\\_driver.h](#).

##### 14.13.2.1.4 [cmp\\_hysteresis\\_t](#) [hysteresisLevel](#)

[CMP\\_LEVEL\\_HYS\\_0](#) if hard block output has level 0 hysteresis. [CMP\\_LEVEL\\_HYS\\_1](#) if hard block output has level 1 hysteresis. [CMP\\_LEVEL\\_HYS\\_2](#) if hard block output has level 2 hysteresis. [CMP\\_LEVEL\\_HYS\\_3](#) if hard block output has level 3 hysteresis.

Definition at line 190 of file [cmp\\_driver.h](#).

#### 14.13.2.1.5 `cmp_inverter_t` `inverterState`

CMP\_NORMAL if does not invert the comparator output. CMP\_INVERT if inverts the comparator output.

Definition at line 182 of file `cmp_driver.h`.

#### 14.13.2.1.6 `cmp_mode_t` `mode`

Configuration structure which define: the comparator functional mode, sample period and sample count.

Definition at line 177 of file `cmp_driver.h`.

#### 14.13.2.1.7 `cmp_offset_t` `offsetLevel`

CMP\_LEVEL\_OFFSET\_0 if hard block output has level 0 offset. CMP\_LEVEL\_OFFSET\_1 if hard block output has level 1 offset.

Definition at line 188 of file `cmp_driver.h`.

#### 14.13.2.1.8 `cmp_output_trigger_t` `outputInterruptTrigger`

CMP\_NO\_INTERRUPT comparator output would not trigger any interrupt. CMP\_FALLING\_EDGE comparator output would trigger an interrupt on falling edge. CMP\_RISING\_EDGE comparator output would trigger an interrupt on rising edge. CMP\_BOTH\_EDGES comparator output would trigger an interrupt on rising and falling edges.

Definition at line 173 of file `cmp_driver.h`.

#### 14.13.2.1.9 `cmp_output_select_t` `outputSelect`

CMP\_COUT if output signal is equal to COUT(filtered). CMP\_COUTA if output signal is equal to COUTA(unfiltered).

Definition at line 186 of file `cmp_driver.h`.

#### 14.13.2.1.10 `cmp_output_enable_t` `pinState`

CMP\_UNAVAILABLE if comparator output is not available to package pin. CMP\_AVAILABLE if comparator output is available to package pin.

Definition at line 184 of file `cmp_driver.h`.

#### 14.13.2.1.11 `cmp_power_mode_t` `powerMode`

CMP\_LOW\_SPEED if low speed mode is selected. CMP\_HIGH\_SPEED if high speed mode is selected

Definition at line 180 of file `cmp_driver.h`.

#### 14.13.2.2 `struct cmp_anmux_t`

Defines the analog mux.

This structure is used to configure the analog multiplexor to select compared signals Implements : `cmp_anmux_t`↔  
`Class`

Definition at line 202 of file `cmp_driver.h`.

#### Data Fields

- [cmp\\_port\\_mux\\_t](#) `positivePortMux`
- [cmp\\_port\\_mux\\_t](#) `negativePortMux`
- [cmp\\_ch\\_number\\_t](#) `positiveInputMux`
- [cmp\\_ch\\_number\\_t](#) `negativeInputMux`

#### Field Documentation

#### 14.13.2.2.1 `cmp_ch_number_t` `negativeInputMux`

Select which channel is selected for the minus mux.

Definition at line 211 of file `cmp_driver.h`.

#### 14.13.2.2.2 `cmp_port_mux_t` `negativePortMux`

Select negative port signal. `CMP_DAC` if source is digital to analog converter. `CMP_MUX` if source is 8 ch MUX

Definition at line 207 of file `cmp_driver.h`.

#### 14.13.2.2.3 `cmp_ch_number_t` `positiveInputMux`

Select which channel is selected for the plus mux.

Definition at line 210 of file `cmp_driver.h`.

#### 14.13.2.2.4 `cmp_port_mux_t` `positivePortMux`

Select positive port signal. `CMP_DAC` if source is digital to analog converter. `CMP_MUX` if source is 8 ch MUX

Definition at line 204 of file `cmp_driver.h`.

#### 14.13.2.3 `struct cmp_dac_t`

Defines the DAC block.

This structure is used to configure the DAC block integrated in comparator module Implements : `cmp_dac_t_Class`

Definition at line 220 of file `cmp_driver.h`.

##### Data Fields

- [`cmp\_voltage\_reference\_t` `voltageReferenceSource`](#)
- `uint8_t` `voltage`
- `bool` `state`

##### Field Documentation

#### 14.13.2.3.1 `bool` `state`

True if DAC is enabled.

Definition at line 225 of file `cmp_driver.h`.

#### 14.13.2.3.2 `uint8_t` `voltage`

The digital value which is converted to analog signal.

Definition at line 224 of file `cmp_driver.h`.

#### 14.13.2.3.3 `cmp_voltage_reference_t` `voltageReferenceSource`

`CMP_VIN1` if selected voltage reference is `VIN1`. `CMP_VIN2` if selected voltage reference is `VIN2`.

Definition at line 222 of file `cmp_driver.h`.

#### 14.13.2.4 `struct cmp_trigger_mode_t`

Defines the trigger mode.

This structure is used to configure the trigger mode operation when MCU enters STOP modes Implements : `cmp_trigger_mode_t_Class`

Definition at line 234 of file `cmp_driver.h`.

## Data Fields

- bool `roundRobinState`
- bool `roundRobinInterruptState`
- `cmp_fixed_port_t` `fixedPort`
- `cmp_ch_number_t` `fixedChannel`
- `uint8_t` `samples`
- `uint8_t` `initializationDelay`
- `cmp_ch_list_t` `roundRobinChannelsState`
- `cmp_ch_list_t` `programedState`

## Field Documentation

14.13.2.4.1 `cmp_ch_number_t` `fixedChannel`

Select which channel would be assigned to the fixed port.

Definition at line 240 of file `cmp_driver.h`.

14.13.2.4.2 `cmp_fixed_port_t` `fixedPort`

`CMP_PLUS_FIXED` if plus port is fixed. `CMP_MINUS_FIXED` if minus port is fixed.

Definition at line 238 of file `cmp_driver.h`.

14.13.2.4.3 `uint8_t` `initializationDelay`

Select dac and comparator initialization delay(clock cycles).


Definition at line 242 of file `cmp_driver.h`.

14.13.2.4.4 `cmp_ch_list_t` `programedState`

Pre-programmed state for comparison result.

Definition at line 247 of file `cmp_driver.h`.

14.13.2.4.5 `cmp_ch_list_t` `roundRobinChannelsState`

One bite for each channel state. 

Definition at line 243 of file `cmp_driver.h`.

14.13.2.4.6 bool `roundRobinInterruptState`

True if Round-Robin interrupt is enabled.

Definition at line 237 of file `cmp_driver.h`.

14.13.2.4.7 bool `roundRobinState`

True if Round-Robin is enabled.

Definition at line 236 of file `cmp_driver.h`.

14.13.2.4.8 `uint8_t` `samples`

Select number of round-robin clock cycles for a given channel.

Definition at line 241 of file `cmp_driver.h`.

14.13.2.5 struct `cmp_module_t`

Defines the comparator module configuration.

This structure is used to configure all components of comparator module Implements : `cmp_module_t_Class`

Definition at line 256 of file `cmp_driver.h`.

#### Data Fields

- [cmp\\_comparator\\_t comparator](#)
- [cmp\\_anmux\\_t mux](#)
- [cmp\\_dac\\_t dac](#)
- [cmp\\_trigger\\_mode\\_t triggerMode](#)

#### Field Documentation

##### 14.13.2.5.1 `cmp_comparator_t comparator`

Definition at line 258 of file `cmp_driver.h`.

##### 14.13.2.5.2 `cmp_dac_t dac`

Definition at line 260 of file `cmp_driver.h`.

##### 14.13.2.5.3 `cmp_anmux_t mux`

Definition at line 259 of file `cmp_driver.h`.

##### 14.13.2.5.4 `cmp_trigger_mode_t triggerMode`

Definition at line 261 of file `cmp_driver.h`.

#### 14.13.3 Macro Definition Documentation

##### 14.13.3.1 `#define CMP_INPUT_FLAGS_MASK 0xFF0000`

Definition at line 33 of file `cmp_driver.h`.

##### 14.13.3.2 `#define CMP_INPUT_FLAGS_SHIFT 16U`

Definition at line 34 of file `cmp_driver.h`.

##### 14.13.3.3 `#define CMP_ROUND_ROBIN_CHANNELS_MASK 0xFF0000`

Definition at line 35 of file `cmp_driver.h`.

##### 14.13.3.4 `#define CMP_ROUND_ROBIN_CHANNELS_SHIFT 16U`

Definition at line 36 of file `cmp_driver.h`.

#### 14.13.4 Typedef Documentation

##### 14.13.4.1 `typedef uint8_t cmp_ch_list_t`

Comparator channels list (1bit/channel) |-----|-----|---|-----|-----| |CH7\_state|CH6\_state|.....|CH1\_↔  
state|CH0\_state| |-----|-----|---|-----|-----| Implements : `cmp_ch_list_t_Class`.

Definition at line 157 of file `cmp_driver.h`.

##### 14.13.4.2 `typedef uint8_t cmp_ch_number_t`

Number of channel Implements : `cmp_ch_number_t_Class`.

Definition at line 162 of file `cmp_driver.h`.

## 14.13.5 Enumeration Type Documentation

14.13.5.1 enum `cmp_fixed_port_t`

Comparator Round-Robin fixed port Implements : `cmp_fixed_port_t_Class`.

## Enumerator

***CMP\_PLUS\_FIXED*** The Plus port is fixed. Only the inputs to the Minus port are swept in each round.

***CMP\_MINUS\_FIXED*** The Minus port is fixed. Only the inputs to the Plus port are swept in each round.

Definition at line 118 of file `cmp_driver.h`.

14.13.5.2 enum `cmp_hysteresis_t`

Comparator hysteresis control Implements : `cmp_hysteresis_t_Class`.

## Enumerator

***CMP\_LEVEL\_HYS\_0***

***CMP\_LEVEL\_HYS\_1***

***CMP\_LEVEL\_HYS\_2***

***CMP\_LEVEL\_HYS\_3***

Definition at line 107 of file `cmp_driver.h`.

14.13.5.3 enum `cmp_inverter_t`

Comparator output invert selection Implements : `cmp_inverter_t_Class`.

## Enumerator

***CMP\_NORMAL*** Output signal isn't inverted.

***CMP\_INVERT*** Output signal is inverted.

Definition at line 71 of file `cmp_driver.h`.

14.13.5.4 enum `cmp_mode_t`

Comparator functional modes Implements : `cmp_mode_t_Class`.

## Enumerator

***CMP\_DISABLED***

***CMP\_CONTINUOUS***

***CMP\_SAMPLED\_NONFILTRD\_INT\_CLK***

***CMP\_SAMPLED\_NONFILTRD\_EXT\_CLK***

***CMP\_SAMPLED\_FILTRD\_INT\_CLK***

***CMP\_SAMPLED\_FILTRD\_EXT\_CLK***

***CMP\_WINDOWED***

***CMP\_WINDOWED\_RESAMPLED***

***CMP\_WINDOWED\_FILTRD***

Definition at line 138 of file `cmp_driver.h`.

14.13.5.5 enum `cmp_offset_t`

Comparator hard block offset control Implements : `cmp_offset_t_Class`.

Enumerator

***CMP\_LEVEL\_OFFSET\_0***

***CMP\_LEVEL\_OFFSET\_1***

Definition at line 98 of file `cmp_driver.h`.

14.13.5.6 enum `cmp_output_enable_t`

Comparator output pin enable selection Implements : `cmp_output_enable_t_Class`.

Enumerator

***CMP\_UNAVAILABLE*** Comparator output isn't available to a specific pin

***CMP\_AVAILABLE*** Comparator output is available to a specific pin

Definition at line 89 of file `cmp_driver.h`.

14.13.5.7 enum `cmp_output_select_t`

Comparator output select selection Implements : `cmp_output_select_t_Class`.

Enumerator

***CMP\_COUT*** Select COUT as comparator output signal.

***CMP\_COUTA*** Select COUTA as comparator output signal.

Definition at line 80 of file `cmp_driver.h`.

14.13.5.8 enum `cmp_output_trigger_t`

Comparator output interrupt configuration Implements : `cmp_output_trigger_t_Class`.

Enumerator

***CMP\_NO\_EVENT*** Comparator output interrupts are disabled OR no event occurred.

***CMP\_FALLING\_EDGE*** Comparator output interrupts will be generated only on falling edge OR only falling edge event occurred.

***CMP\_RISING\_EDGE*** Comparator output interrupts will be generated only on rising edge OR only rising edge event occurred.

***CMP\_BOTH\_EDGES*** Comparator output interrupts will be generated on both edges OR both edges event occurred.

Definition at line 127 of file `cmp_driver.h`.

14.13.5.9 enum `cmp_port_mux_t`

Port Mux Source selection Implements : `cmp_port_mux_t_Class`.

Enumerator

***CMP\_DAC*** Select DAC as source for the comparator port.

***CMP\_MUX*** Select MUX8 as source for the comparator port.

Definition at line 62 of file `cmp_driver.h`.

14.13.5.10 enum `cmp_power_mode_t`

Power Modes selection Implements : `cmp_power_mode_t_Class`.

## Enumerator

**`CMP_LOW_SPEED`** Module in low speed mode.

**`CMP_HIGH_SPEED`** Module in high speed mode.

Definition at line 44 of file `cmp_driver.h`.

14.13.5.11 enum `cmp_voltage_reference_t`

Voltage Reference selection Implements : `cmp_voltage_reference_t_Class`.

## Enumerator

**`CMP_VIN1`** Use Vin1 as supply reference source for DAC.

**`CMP_VIN2`** Use Vin2 as supply reference source for DAC.

Definition at line 53 of file `cmp_driver.h`.

## 14.13.6 Function Documentation

14.13.6.1 `status_t CMP_DRV_ClearInputFlags ( const uint32_t instance )`

Clear comparator input channels flags.

This function clear comparator input channels flags.

## Parameters

<i>instance</i>	- instance number
-----------------	-------------------

## Returns

- `STATUS_SUCCESS` : Completed successfully.
- `STATUS_ERROR` : Error occurred.

Definition at line 463 of file `cmp_driver.c`.

14.13.6.2 `status_t CMP_DRV_ClearOutputFlags ( const uint32_t instance )`

Clear comparator output flags.

This function clear comparator output flags(rising and falling edge).

## Parameters

<i>instance</i>	- instance number
-----------------	-------------------

## Returns

- `STATUS_SUCCESS` : Completed successfully.
- `STATUS_ERROR` : Error occurred.

Definition at line 418 of file `cmp_driver.c`.

14.13.6.3 `status_t CMP_DRV_ConfigComparator ( const uint32_t instance, const cmp_comparator_t * config )`

Configure only comparator features.

This function configure only features related with comparator: DMA request, power mode, output select, interrupts enable, invert, offset, hysteresis.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 510 of file cmp\_driver.c.

14.13.6.4 `status_t CMP_DRV_ConfigDAC ( const uint32_t instance, const cmp_dac_t * config )`

Configure only the DAC component.

This function configures the DAC with the options provided in the config structure.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 238 of file cmp\_driver.c.

14.13.6.5 `status_t CMP_DRV_ConfigMUX ( const uint32_t instance, const cmp_anmux_t * config )`

Configure only the MUX component.

This function configures the MUX with the options provided in the config structure.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 293 of file cmp\_driver.c.

14.13.6.6 `status_t CMP_DRV_ConfigTriggerMode ( const uint32_t instance, const cmp_trigger_mode_t * config )`

Configure trigger mode.

This function configures the trigger mode with the options provided in the config structure.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 354 of file cmp\_driver.c.

14.13.6.7 `status_t CMP_DRV_GetComparatorConfig ( const uint32_t instance, cmp_comparator_t * config )`

Return configuration for comparator from CMP module.

This function return configuration for features related with comparator: DMA request, power mode, output select, interrupts enable, invert, offset, hysteresis.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure returned

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 536 of file `cmp_driver.c`.

14.13.6.8 `status_t CMP_DRV_GetConfigAll ( const uint32_t instance, cmp_module_t *const config )`

Gets the current comparator configuration.

This function returns the current configuration for comparator as a configuration structure.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 180 of file `cmp_driver.c`.

14.13.6.9 `status_t CMP_DRV_GetDACConfig ( const uint32_t instance, cmp_dac_t *const config )`

Return current configuration for DAC.

This function returns current configuration only for DAC.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 256 of file `cmp_driver.c`.

14.13.6.10 `status_t CMP_DRV_GetInitConfigAll ( cmp_module_t * config )`

Get reset configuration for all registers.

This function returns a configuration structure with reset values for all registers from comparator module.

**Parameters**

<i>config</i>	- the configuration structure
---------------	-------------------------------

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 99 of file cmp\_driver.c.

#### 14.13.6.11 status\_t CMP\_DRV\_GetInitConfigComparator ( cmp\_comparator\_t \* config )

Get reset configuration for registers related with comparator features.

This function return a configuration structure with reset values for features associated with comparator (DMA request, power mode, output select, interrupts enable, invert, offset, hysteresis).

**Parameters**

<i>config</i>	- the configuration structure
---------------	-------------------------------

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 485 of file cmp\_driver.c.

#### 14.13.6.12 status\_t CMP\_DRV\_GetInitConfigDAC ( cmp\_dac\_t \* config )

Get reset configuration for registers related with DAC.

This function returns a configuration structure with reset values for features associated with DAC.

**Parameters**

<i>config</i>	- the configuration structure
---------------	-------------------------------

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 222 of file cmp\_driver.c.

#### 14.13.6.13 status\_t CMP\_DRV\_GetInitConfigMUX ( cmp\_anmux\_t \* config )

Get reset configuration for registers related with MUX.

This function returns a configuration structure with reset values for features associated with MUX.

**Parameters**

<i>config</i>	- the configuration structure
---------------	-------------------------------

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 275 of file cmp\_driver.c.

14.13.6.14 `status_t CMP_DRV_GetInitTriggerMode ( cmp_trigger_mode_t * config )`

Get reset configuration for registers related with Trigger Mode.

This function returns a configuration structure with reset values for features associated with Trigger Mode.

## Parameters

<i>config</i>	- the configuration structure
---------------	-------------------------------

## Returns

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 333 of file `cmp_driver.c`.

14.13.6.15 `status_t CMP_DRV_GetInputFlags ( const uint32_t instance, cmp_ch_list_t * flags )`

Gets input channels change flags.

This function return in <flags> all input channels flags as `uint8_t`(1 bite for each channel flag).

## Parameters

<i>instance</i>	- instance number
<i>flags</i>	- pointer to input flags

## Returns

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 445 of file `cmp_driver.c`.

14.13.6.16 `status_t CMP_DRV_GetMUXConfig ( const uint32_t instance, cmp_anmux_t *const config )`

Return configuration only for the MUX component.

This function returns current configuration to determine which signals go to comparator ports.

## Parameters

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

## Returns

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 313 of file `cmp_driver.c`.

14.13.6.17 `status_t CMP_DRV_GetOutputFlags ( const uint32_t instance, cmp_output_trigger_t * flags )`

Get comparator output flags.

This function returns in <flags> comparator output flags(rising and falling edge).

**Parameters**

<i>instance</i>	- instance number
-	flags - pointer to output flags NO_EVENT RISING_EDGE FALLING_EDGE BOTH_EDGE

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 400 of file cmp\_driver.c.

14.13.6.18 `status_t CMP_DRV_GetTriggerModeConfig ( const uint32_t instance, cmp_trigger_mode_t *const config )`

Get current trigger mode configuration.

This function returns the current trigger mode configuration for trigger mode.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 377 of file cmp\_driver.c.

14.13.6.19 `status_t CMP_DRV_Init ( const uint32_t instance, const cmp_module_t *const config )`

Configure all comparator features with the given configuration structure.

This function configures the comparator module with the options provided in the config structure.

**Parameters**

<i>instance</i>	- instance number
<i>config</i>	- the configuration structure

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 137 of file cmp\_driver.c.

14.13.6.20 `status_t CMP_DRV_Reset ( const uint32_t instance )`

Reset all registers.

This function set all CMP registers to reset values.

**Parameters**

<i>instance</i>	- instance number
-----------------	-------------------

**Returns**

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 69 of file cmp\_driver.c.

## 14.14 Controller Area Network with Flexible Data Rate (FlexCAN)

### 14.14.1 Detailed Description

The S32 SDK provides a Peripheral Driver for the FlexCAN module of S32 SDK devices.

#### Hardware background

The FlexCAN module is a communication controller implementing the CAN protocol according to the ISO 11898-1 standard and CAN 2.0 B protocol specifications. The FlexCAN module is a full implementation of the CAN protocol specification, the CAN with Flexible Data rate (CAN FD) protocol and the CAN 2.0 version B protocol, which supports both standard and extended message frames and long payloads up to 64 bytes transferred at faster rates up to 8 Mbps. The message buffers are stored in an embedded RAM dedicated to the FlexCAN module.

The FlexCAN module includes these distinctive features:

- Full implementation of the CAN with Flexible Data Rate (CAN FD) protocol specification and CAN protocol specification, Version 2.0 B
  - Standard data frames
  - Extended data frames
  - Zero to sixty four bytes data length
  - Programmable bit rate (see the chip-specific FlexCAN information for the specific maximum rate configuration)
  - Content-related addressing
- Compliant with the ISO 11898-1 standard
- Flexible mailboxes configurable to store 0 to 8, 16, 32 or 64 bytes data length
- Each mailbox configurable as receive or transmit, all supporting standard and extended messages
- Individual Rx Mask registers per mailbox
- Full-featured Rx FIFO with storage capacity for up to six frames and automatic internal pointer handling with DMA support
- Transmission abort capability
- Flexible message buffers (MBs) configurable as Rx or Tx (see the FEATURE\_CAN\_MAX\_MB\_NUM define for the specific maximum number of message buffers configurable on each platform)
- Programmable clock source to the CAN Protocol Interface, either peripheral clock or oscillator clock (this feature might differ depending on the platform, see FEATURE\_CAN\_HAS\_PE\_CLKSRC\_SELECT define for the availability of this feature on each platform)
- RAM not used by reception or transmission structures can be used as general purpose RAM space
- Listen-Only mode capability
- Programmable Loop-Back mode supporting self-test operation
- Maskable interrupts
- Short latency time due to an arbitration scheme for high-priority messages
- Low power modes or matching with received frames - Pretended Networking (this feature might not be available on some platforms, see FEATURE\_CAN\_HAS\_PRETENDED\_NETWORKING define for the availability of this feature on each platform)
- Transceiver Delay Compensation feature when transmitting CAN FD messages at faster data rates
- Remote request frames may be handled automatically or by software

- CAN bit time settings and configuration bits can only be written in Freeze mode
- SYNCH bit available in Error in Status 1 register to inform that the module is synchronous with CAN bus
- CRC status for transmitted message
- Rx FIFO Global Mask register
- Selectable priority between mailboxes and Rx FIFO during matching process
- Powerful Rx FIFO ID filtering, capable of matching incoming IDs against either 128 extended, 256 standard, or 512 partial (8 bit) IDs, with up to 32 individual masking capability
- 100% backward compatibility with previous FlexCAN version
- Supports Pretended Networking functionality in low power: Stop mode (this feature might not be available on some platforms, see chip-specific FlexCAN information for details)
- Supports detection and correction of errors in memory read accesses. Errors in one bit can be corrected and errors in 2 bits can be detected but not corrected (this feature might not be available on some platforms, see chip-specific FlexCAN information for details)

#### Modules

- [FlexCAN Driver](#)

## 14.15 Cooked API

### 14.15.1 Detailed Description

Cooked processing of diagnostic messages manages one complete message at a time.

#### Functions

- void `ld_send_message` (`I_ifc_handle` *iii*, `I_u16` *length*, `I_u8` *NAD*, `const I_u8 *const` *data*)  
*Pack the information specified by data and length into one or multiple diagnostic frames.*
- void `ld_receive_message` (`I_ifc_handle` *iii*, `I_u16 *const` *length*, `I_u8 *const` *NAD*, `I_u8 *const` *data*)  
*Prepare the LIN diagnostic module to receive one message and store it in the buffer pointed to by data.*
- `I_u8` `ld_tx_status` (`I_ifc_handle` *iii*)  
*Get the status of the last made call to ld\_send\_message.*
- `I_u8` `ld_rx_status` (`I_ifc_handle` *iii*)  
*Get the status of the last made call to ld\_send\_message.*

### 14.15.2 Function Documentation

#### 14.15.2.1 void `ld_receive_message` ( `I_ifc_handle` *iii*, `I_u16 *const` *length*, `I_u8 *const` *NAD*, `I_u8 *const` *data* )

Prepare the LIN diagnostic module to receive one message and store it in the buffer pointed to by data.

##### Parameters

<code>in</code>	<i>iii</i>	Lin interface handle
<code>in</code>	<i>length</i>	Length of data to receive
<code>in</code>	<i>NAD</i>	Node address of slave node
<code>in</code>	<i>data</i>	Data to be sent

##### Returns

`void`

Prepare the LIN diagnostic module to receive one message and store it in the buffer pointed to by data. At the call, *length* shall specify the maximum length allowed. When the reception has completed, *length* is changed to the actual length and *NAD* to the *NAD* in the message.

Definition at line 385 of file `lin_commontl_api.c`.

#### 14.15.2.2 `I_u8` `ld_rx_status` ( `I_ifc_handle` *iii* )

Get the status of the last made call to `ld_send_message`.

##### Parameters

<code>in</code>	<i>iii</i>	Lin interface handle
-----------------	------------	----------------------

##### Returns

`I_u8`

The call returns the status of the last made call to `ld_receive_message`. `< br / >` The following values can be returned: `< br / >` `LD_IN_PROGRESS`: The reception is not yet completed. `< br / >` `LD_COMPLETED`: The reception has completed successfully and all `< br / >` information (*length*, *NAD*, *data*) is available. (You can `< br / >` also issue a new `ld_receive_message` call). This `< br / >` value is also returned after initialization of the `< br / >` transport layer. `< br / >` `LD_FAILED`: The reception ended in an error. The data was only `< br / >` partially received and should not be trusted. Initialize `< br / >` before processing further transport layer messages. `< br /`

> For LIN2.0 and J2602 Users can make a new call to `ld_receive_message`. For LIN2.1 and above, the transport layer shall be reinitialized before processing further messages. To find out why a transmission has failed, check the status management function `l_ifc_read_status`. \* `LD_N_CR_TIMEOUT` The reception failed because of a `N_Cr` timeout (For LIN2.1 and above only) < br / > `LD_WRONG_SN` The reception failed because of an unexpected sequence number. (For LIN2.1 and above only)

Definition at line 431 of file `lin_commontl_api.c`.

**14.15.2.3** `void ld_send_message ( l_ifc_handle iii, l_u16 length, l_u8 NAD, const l_u8 *const data )`

Pack the information specified by `data` and `length` into one or multiple diagnostic frames.

#### Parameters

in	<i>iii</i>	Lin interface handle
in	<i>length</i>	Length of data to send
in	<i>NAD</i>	Node address of slave node
in	<i>data</i>	Data to be sent

#### Returns

void

Pack the information specified by `data` and `length` into one or multiple diagnostic frames. If the call is made in a master node application the frames are transmitted to the slave node with the address `NAD`. If the call is made in a slave node application the frames are transmitted to the master node with the address `NAD`. The parameter `NAD` is not used in slave nodes.

Definition at line 214 of file `lin_commontl_api.c`.

**14.15.2.4** `l_u8 ld_tx_status ( l_ifc_handle iii )`

Get the status of the last made call to `ld_send_message`.

#### Parameters

in	<i>iii</i>	Lin interface handle
----	------------	----------------------

#### Returns

l\_u8

Get the status of the last made call to `ld_send_message`. The following values can be returned: `LD_IN_PROGRESS`: The transmission is not yet completed. `LD_COMPLETED`: The transmission has completed successfully (and you can issue a new `ld_send_message` call). This value is also returned after initialization of the transport layer. `LD_FAILED`: The transmission ended in an error. The data was only partially sent. The transport layer shall be reinitialized before processing further messages. To find out why a transmission has failed, check the status management function `l_read_status`. For LIN2.0 and J2602 Users can make a new call to `ld_send_message`. For LIN2.1 and above, the transport layer shall be reinitialized before processing further messages. `LD_N_AS_TIMEOUT`: The transmission failed because of a `N_As` timeout. This applies for LIN2.1 and above only.

Definition at line 415 of file `lin_commontl_api.c`.

## 14.16 Cryptographic Services Engine (CSEc)

### 14.16.1 Detailed Description

The S32 SDK provides a Peripheral Driver for the Cryptographic Services Engine (CSEc) module of S32 SDK devices.

The FTFC module has added features to comply with the SHE specification. By using an embedded processor, firmware and hardware assisted AES-128 sub-block, the FTFC macro enables encryption, decryption and message generation and authentication algorithms for secure messaging applications. Additionally a TRNG and Miyaguchi-Prenell compression sub-blocks enables true random number generation (entropy generator for PRNG in AES sub-block).

#### Hardware background

Features of the CSEc module include:

- Secure cryptographic key storage (ranging from 3 to 21 user keys)
- AES-128 encryption and decryption
- AES-128 CMAC (Cipher-based Message Authentication Code) calculation and authentication
- ECB (Electronic Cypher Book) Mode - encryption and decryption
- CBC (Cipher Block Chaining) Mode - encryption and decryption
- True and Pseudo random number generation
- Miyaguchi-Prenell compression function
- Secure Boot Mode (user configurable)
  - Sequential Boot Mode
  - Parallel Boot Mode
  - Strict Sequential Boot Mode (unchangeable once set)

#### Modules

- [CSEc Driver](#)  
*Cryptographic Services Engine Peripheral Driver.*

## 14.17 Cyclic Redundancy Check (CRC)

### 14.17.1 Detailed Description

The S32 SDK provides Peripheral Drivers for the Cyclic Redundancy Check (CRC) module of S32 SDK devices.

.

The cyclic redundancy check (CRC) module generates 16/32-bit CRC code for error detection.

The CRC module provides a programmable polynomial, seed, and other parameters required to implement a 16-bit or 32-bit CRC standard.

The 16/32-bit code is calculated for 32 bits of data at a time.

#### Modules

- [CRC Driver](#)
- [CRC Driver](#)

## 14.18 Diagnostic services

### 14.18.1 Detailed Description

Diagnostic services defines methods to implement diagnostic data transfer between a master node connected with a diagnostic tester and the slave nodes.

Three different classes of diagnostic nodes are supported.

The master node and the diagnostic tester are connected via a back-bone bus (e.g. CAN). The master node shall receive all diagnostic requests addressed to the slave nodes from the back-bone bus, and gateway them to the correct LIN cluster(s). Responses from the slave nodes shall be gatewayed back to the back-bone bus through the master node.

All diagnostic requests and responses (services) addressed to the slave nodes can be routed in the network layer (i.e. no application layer routing). In this case, the master node must implement the LIN transport protocol, see Transport Layer Specification, as well as the transport protocols used on the back-bone busses (e.g. ISO15765-2 on CAN).

Currently, LinStack support some service. With other service which LinStack doesn't support or user want to add action when any service is received, user can choose or create service in supported services of PEX GUI and use API of transport layer to implement it. in application.

Example in slave node:

```
for(;;)
{
    /* length shall specify the maximum length allowed */
    length = 106;
    ld_receive_message(LI0,&length, &nad, req_data);
    /* if receive READ_DATA_BY_IDENTIFIER master request successfully */
    if(diag_get_flag(LI0, LI0_DIAGSRV_READ_DATA_BY_IDENTIFIER_ORDER))
    {
        diag_clear_flag(LI0, LI0_DIAGSRV_READ_DATA_BY_IDENTIFIER_ORDER);
        /* implement what you want to do when receive this message
        length will return real length of this message
        req_data will contain SID and data of this message */
        /* send back response data */
        ld_send_message(LI0,17,nad, res_data);
    }
}
```

### Modules

- [Node configuration](#)  
*This group contains APIs that used for node configuration purpose.*
- [Node identification](#)  
*This group contains API that used for node identification purpose.*

### Functions

- void [diag\\_read\\_data\\_by\\_identifier](#) (l\_ifc\_handle iii, const l\_u8 NAD, const l\_u8 \*const data)  
*This function reads data by identifier, Diagnostic Class II service (0x22).*
- void [diag\\_write\\_data\\_by\\_identifier](#) (l\_ifc\_handle iii, const l\_u8 NAD, l\_u16 data\_length, const l\_u8 \*const data)  
*Write Data by Identifier for a specified node - Diagnostic Class II service (0x2E)*
- void [diag\\_session\\_control](#) (l\_ifc\_handle iii, const l\_u8 NAD, l\_u16 data\_length, const l\_u8 \*const data)  
*This function is used for master node only. It will pack data and send request to slave node with service ID = 0x10: Session control.*
- void [diag\\_fault\\_memory\\_read](#) (l\_ifc\_handle iii, const l\_u8 NAD, l\_u16 data\_length, const l\_u8 \*const data)

*This function is used for master node only. It will pack data and send request to slave node with service ID = 0x19: Fault memory read.*

- void [diag\\_fault\\_memory\\_clear](#) (I\_ifc\_handle iii, const I\_u8 NAD, I\_u16 data\_length, const I\_u8 \*const data)

*This function is used for master node only. It will pack data and send request to slave node with service ID = 0x14: Fault memory clear.*

- void [diag\\_IO\\_control](#) (I\_ifc\_handle iii, const I\_u8 NAD, I\_u16 data\_length, const I\_u8 \*const data)

*This function is used for master node only. It will pack data and send request to slave node with service ID = 0x2F: Input/Output control service.*

- I\_u8 [diag\\_get\\_flag](#) (I\_ifc\_handle iii, I\_u8 flag\_order)

*This function will return flag of diagnostic service, if LIN slave node receive master request of the diagnostic service.*

- void [diag\\_clear\\_flag](#) (I\_ifc\_handle iii, I\_u8 flag\_order)

*This function will clear flag of diagnostic service,.*

## 14.18.2 Function Documentation

### 14.18.2.1 void [diag\\_clear\\_flag](#) ( I\_ifc\_handle iii, I\_u8 flag\_order )

This function will clear flag of diagnostic service,.

#### Parameters

in	<i>iii</i>	LIN interface handle
in	<i>flag_order</i>	Order of service flag

#### Returns

void

Definition at line 1031 of file lin\_diagnostic\_service.c.

### 14.18.2.2 void [diag\\_fault\\_memory\\_clear](#) ( I\_ifc\_handle iii, const I\_u8 NAD, I\_u16 data\_length, const I\_u8 \*const data )

This function is used for master node only. It will pack data and send request to slave node with service ID = 0x14: Fault memory clear.

#### Parameters

in	<i>iii</i>	LIN interface handle
in	<i>NAD</i>	Node address value of the destination node for the transmission
in	<i>data_length</i>	Data length of frame
in	<i>data</i>	Buffer for the data to be transmitted

#### Returns

void

Definition at line 765 of file lin\_diagnostic\_service.c.

### 14.18.2.3 void [diag\\_fault\\_memory\\_read](#) ( I\_ifc\_handle iii, const I\_u8 NAD, I\_u16 data\_length, const I\_u8 \*const data )

This function is used for master node only. It will pack data and send request to slave node with service ID = 0x19: Fault memory read.

#### Parameters

in	<i>iii</i>	LIN interface handle
in	<i>NAD</i>	Node address value of the destination node for the transmission
in	<i>data_length</i>	Data length of frame
in	<i>data</i>	Buffer for the data to be transmitted

**Returns**

void

Definition at line 718 of file lin\_diagnostic\_service.c.

**14.18.2.4 I\_u8 diag\_get\_flag ( I\_ifc\_handle *iii*, I\_u8 *flag\_order* )**

This function will return flag of diagnostic service, if LIN slave node receive master request of the diagnostic service.

**Parameters**

in	<i>iii</i>	LIN interface handle
in	<i>flag_order</i>	Order of service flag

**Returns**

1 if LIN Slave node receives master request of the diagnostic service, and the flag has not been cleared by `diag_clear_flag`  
 0 default value  
 0xFF if service is not supported

Definition at line 1000 of file lin\_diagnostic\_service.c.

**14.18.2.5 void diag\_IO\_control ( I\_ifc\_handle *iii*, const I\_u8 *NAD*, I\_u16 *data\_length*, const I\_u8 \*const *data* )**

This function is used for master node only. It will pack data and send request to slave node with service ID = 0x2F: Input/Output control service.

**Parameters**

in	<i>iii</i>	LIN interface handle
in	<i>NAD</i>	Node address value of the destination node for the transmission
in	<i>data_length</i>	Data length of frame
in	<i>data</i>	Buffer for the data to be transmitted

**Returns**

void

Definition at line 811 of file lin\_diagnostic\_service.c.

**14.18.2.6 void diag\_read\_data\_by\_identifier ( I\_ifc\_handle *iii*, const I\_u8 *NAD*, const I\_u8 \*const *data* )**

This function reads data by identifier, Diagnostic Class II service (0x22).

**Parameters**

in	<i>iii</i>	LIN interface handle
in	<i>NAD</i>	Node address value of the destination node for the transmission
in	<i>data</i>	Buffer for the data to be transmitted

**Returns**

void

This function is for Master node only.

Definition at line 571 of file lin\_diagnostic\_service.c.

14.18.2.7 void `diag_session_control` ( I\_ifc\_handle *iii*, const I\_u8 *NAD*, I\_u16 *data\_length*, const I\_u8 \*const *data* )

This function is used for master node only. It will pack data and send request to slave node with service ID = 0x10: Session control.

**Parameters**

in	<i>iii</i>	LIN interface handle
in	<i>NAD</i>	Node address value of the destination node for the transmission
in	<i>data_length</i>	Data length of frame
in	<i>data</i>	Buffer for the data to be transmitted

**Returns**

void

Definition at line 671 of file `lin_diagnostic_service.c`.

14.18.2.8 void `diag_write_data_by_identifier` ( I\_ifc\_handle *iii*, const I\_u8 *NAD*, I\_u16 *data\_length*, const I\_u8 \*const *data* )

Write Data by Identifier for a specified node - Diagnostic Class II service (0x2E)

**Parameters**

in	<i>iii</i>	Lin interface handle
in	<i>NAD</i>	Node address value of the destination node for the transmission
in	<i>data_length</i>	Data length of frame
in	<i>data</i>	Buffer for the data to be transmitted

**Returns**

void

This function is for Master node only.

Definition at line 611 of file `lin_diagnostic_service.c`.

## 14.19 Direct Memory Access (DMA)

### 14.19.1 Detailed Description

The S32 SDK provides Peripheral Driver for the Enhanced Direct Memory Access (eDMA) module. The direct memory access engine features are used for performing complex data transfers with minimal intervention from the host processor. These sections describe the S32 SDK software modules API that can be used for initializing, configuring and triggering DMA transfers.

#### Modules

- [EDMA Driver](#)

*This module covers the functionality of the Enhanced Direct Memory Access (eDMA) peripheral driver.*

## 14.20 Driver and cluster management

### 14.20.1 Detailed Description

API perform the initialization of the LIN core.

#### Functions

- `I_bool I_sys_init (void)`

*This function performs the initialization of the LIN core; is the first call a user must use in the LIN core before using any other API functions. The implementation of this function can be replaced by user if needed.*

### 14.20.2 Function Documentation

#### 14.20.2.1 `I_bool I_sys_init ( void )`

This function performs the initialization of the LIN core; is the first call a user must use in the LIN core before using any other API functions. The implementation of this function can be replaced by user if needed.

#### Returns

Operation status = Zero, which is equivalent to 'Initialization was successful'.

Definition at line 60 of file `lin_common_api.c`.

## 14.21 EDMA Driver

### 14.21.1 Detailed Description

This module covers the functionality of the Enhanced Direct Memory Access (eDMA) peripheral driver.

The eDMA driver implements direct memory access functionality with multiple features: (single block/multi block/loop/scatter-gather transfers); the main usage of this module is to offload the bus read/write accesses from the core to the eDMA engine.

#### Features

- Memory-to-memory, peripheral-to-memory, memory-to-peripheral transfers
- Simple single-block transfers with minimum configuration
- Multi-block transfers with minimum configuration (based on subsequent requests)
- Loop transfers for complex use-cases (e.g. double buffering)
- Scatter/gather
- Dynamic channel allocation

#### Functionality

##### Initialization

In order to use the eDMA driver, the module must be first initialized, using [EDMA\\_DRV\\_Init\(\)](#) function. Once initialized, it cannot be initialized again until it is de-initialized, using [EDMA\\_DRV\\_Deinit\(\)](#). The initialization function does the following operations:

- resets eDMA and DMAMUX modules
- clears the eDMA driver state structure
- sets the arbitration mode and halt settings
- enables error and channel interrupts

Upon module initialization, the application must initialize the channel(s) to be used, using [EDMA\\_DRV\\_ChannelInit\(\)](#) function. This operation means enabling a eDMA channel number (or dynamically allocating one), selecting a source trigger (DMA request multiplexed via DMAMUX) and setting the channel priority. Additionally, a user callback can be installed for each channel, which will be called when the corresponding interrupt is triggered.

#### Transfer Configuration

After initialization, the transfer control descriptor for the selected channel must be configured before use. Depending on the application use-case, one of the three transfer configuration methods should be called.

##### Single-block transfer

For the simplest use-case where a contiguous chunk of data must be transferred, the most suitable function is [EDMA\\_DRV\\_ConfigSingleBlockTransfer\(\)](#). This takes the source/destination addresses as parameters, as well as transfer type/size and data buffer size, and configures the channel TCD to read/write the data in a single request. The looping and scatter/gather features are not used in this scenario. The driver computes the appropriate offsets for source/destination addresses and set the other TCD fields.

##### Multi-block transfer

This type of transfer can be seen as a sequence of single-block transfers, as described above, which are triggered by subsequent requests. This configuration is suitable for contiguous chunks of data which need to be transferred in multiple steps (e.g. writing one/several bytes from a memory buffer to a peripheral data register each time the

module is free - DMA-based communication). In order to configure this kind of transfer, `EDMA_DRV_ConfigMultiBlockTransfer` function should be used; aside from the `EDMA_DRV_ConfigSingleBlockTransfer` parameters, this function also takes two additional parameters: the number of transfer loops (expected number of requests to finish the data) and a boolean variable configuring whether requests should be disabled for the current channel upon transfer completion.

### Loop transfer

The eDMA IP supports complex addressing modes. One of the methods to configure complex transfers in multiple requests is using the minor/major loop support. The `EDMA_DRV_ConfigLoopTransfer()` function sets up the transfer control descriptor for subsequent requests to trigger multiple transfers. The addresses are adjusted after each minor/major loop, according to user setup. This method takes a transfer configuration structure as parameter, with settings for all the fields that control addressing mode (source/destination offsets, minor loop offset, channel linking, minor/major loop count, address last adjustments). It is the responsibility of the application to correctly initialize the configuration structure passed to this function, according to the addressed use-case.

### Scatter/gather

The eDMA driver also supports scatter/gather feature, which allows various transfer scenarios. When scatter/gather is enabled, a new TCD structure is automatically loaded in the current channel's TCD registers when a transfer is complete, allowing the application to define multiple different subsequent transfers. The `EDMA_DRV_ConfigScatterGatherTransfer()` function sets up a list of TCD structures based on the parameters received and configures the eDMA channel for the first transfer; upon completion, the second TCD from the list will be loaded and the channel will be ready to start the new transfer when a new request is received.

The application must allocate memory for the TCD list passed to this function (with an extra 32-bytes buffer, as the TCD structures need to be 32 bytes aligned); nevertheless, the driver will take care of initializing the array of descriptors, based on the other parameters passed. The function also received two lists of scatter/gather configuration structures (for source and destination, respectively), which define the address, length and type for each transfer. Besides these, the other parameters received are the transfer size, the number of bytes to be transferred on each request and the number of TCD structures to be used. This method will initialize all the descriptors according to user input and link them together; the linkage is done by writing the address of the next descriptor in the appropriate field of each one, similar to a linked-list data structure. The first descriptor is also copied to the TCD registers of the selected channel; if no errors are returned, after calling this function the channel is configured for the transfer defined by the first descriptor.

### Channel Control

The eDMA driver provides functions that allow the user to start, stop, allocate and release an eDMA channel.

The `EDMA_DRV_StartChannel()` enables the DMA requests for a channel; this function should be called when the channel is already initialized, as the first request received after the function call will trigger the transfer based on the current values of the channel's TCD registers.

The `EDMA_DRV_StopChannel()` function disables requests for the selected channel; this function should be called whenever the application needs to ignore DMA requests for a channel. It is automatically called when the channel is released.

The `EDMA_DRV_RequestChannel()` function selects a channel to be used by application and updates the driver state structure accordingly. Two types of channel allocation are available:

- static: the user passes the channel number as parameter; if the channel is already allocated, the function returns an error;
- dynamic: the driver allocates the first available channel and returns its number (or an error if no channel is available).

The `EDMA_DRV_ReleaseChannel()` function frees the hw and sw resources allocated for that channel; it clears the channel state structure, updates the driver state and disables requests for that channel.

### Important Notes

- Before using the eDMA driver the clock for eDMA and DMAMUX modules must be configured

- The driver enables the interrupts for the eDMA module, but any interrupt priority must be done by the application
- The driver assumes there is only one eDMA instance implemented in the SoC
- When using the modulo feature, application is responsible with ensuring that the source/destination address is properly aligned on a modulo-size boundary.

### Data Structures

- struct `edma_user_config_t`  
*The user configuration structure for the eDMA driver. [More...](#)*
- struct `edma_chn_state_t`  
*Data structure for the eDMA channel state. Implements : `edma_chn_state_t_Class`. [More...](#)*
- struct `edma_channel_config_t`  
*The user configuration structure for the an eDMA driver channel. [More...](#)*
- struct `edma_scatter_gather_list_t`  
*Data structure for configuring a discrete memory transfer. Implements : `edma_scatter_gather_list_t_Class`. [More...](#)*
- struct `edma_state_t`  
*Runtime state structure for the eDMA driver. [More...](#)*
- struct `edma_loop_transfer_config_t`  
*eDMA loop transfer configuration. [More...](#)*
- struct `edma_transfer_config_t`  
*eDMA transfer size configuration. [More...](#)*

### Macros

- `#define STCD_SIZE(number) (((number) * 32U) - 1U)`  
*Macro for the memory size needed for the software TCD.*
- `#define STCD_ADDR(address) (((uint32_t)address + 31UL) & ~0x1FUL)`
- `#define EDMA_ERR_LSB_MASK 1U`  
*Macro for accessing the least significant bit of the ERR register.*

### Typedefs

- typedef void(\* `edma_callback_t`) (void \*parameter, `edma_chn_status_t` status)  
*Definition for the eDMA channel callback function.*

### Enumerations

- enum `edma_channel_interrupt_t` { `EDMA_CHN_ERR_INT` = 0U, `EDMA_CHN_HALF_MAJOR_LOOP_INT`, `EDMA_CHN_MAJOR_LOOP_INT` }  
*eDMA channel interrupts. Implements : `edma_channel_interrupt_t_Class`*
- enum `edma_arbitration_algorithm_t` { `EDMA_ARBITRATION_FIXED_PRIORITY` = 0U, `EDMA_ARBITRATION_ROUND_ROBIN` }  
*eDMA channel arbitration algorithm used for selection among channels. Implements : `edma_arbitration_algorithm_t_Class`*

- enum `edma_channel_priority_t` {  
`EDMA_CHN_PRIORITY_0 = 0U, EDMA_CHN_PRIORITY_1 = 1U, EDMA_CHN_PRIORITY_2 = 2U, EDMA_CHN_PRIORITY_3 = 3U,`  
`EDMA_CHN_PRIORITY_4 = 4U, EDMA_CHN_PRIORITY_5 = 5U, EDMA_CHN_PRIORITY_6 = 6U, EDMA_CHN_PRIORITY_7 = 7U,`  
`EDMA_CHN_PRIORITY_8 = 8U, EDMA_CHN_PRIORITY_9 = 9U, EDMA_CHN_PRIORITY_10 = 10U, EDMA_CHN_PRIORITY_11 = 11U,`  
`EDMA_CHN_PRIORITY_12 = 12U, EDMA_CHN_PRIORITY_13 = 13U, EDMA_CHN_PRIORITY_14 = 14U,`  
`EDMA_CHN_PRIORITY_15 = 15U,`  
`EDMA_CHN_DEFAULT_PRIORITY = 255U }`  
*eDMA channel priority setting Implements : edma\_channel\_priority\_t\_Class*
- enum `edma_modulo_t` {  
`EDMA_MODULO_OFF = 0U, EDMA_MODULO_2B, EDMA_MODULO_4B, EDMA_MODULO_8B,`  
`EDMA_MODULO_16B, EDMA_MODULO_32B, EDMA_MODULO_64B, EDMA_MODULO_128B,`  
`EDMA_MODULO_256B, EDMA_MODULO_512B, EDMA_MODULO_1KB, EDMA_MODULO_2KB,`  
`EDMA_MODULO_4KB, EDMA_MODULO_8KB, EDMA_MODULO_16KB, EDMA_MODULO_32KB,`  
`EDMA_MODULO_64KB, EDMA_MODULO_128KB, EDMA_MODULO_256KB, EDMA_MODULO_512KB,`  
`EDMA_MODULO_1MB, EDMA_MODULO_2MB, EDMA_MODULO_4MB, EDMA_MODULO_8MB,`  
`EDMA_MODULO_16MB, EDMA_MODULO_32MB, EDMA_MODULO_64MB, EDMA_MODULO_128MB,`  
`EDMA_MODULO_256MB, EDMA_MODULO_512MB, EDMA_MODULO_1GB, EDMA_MODULO_2GB }`  
*eDMA modulo configuration Implements : edma\_modulo\_t\_Class*
- enum `edma_transfer_size_t` {  
`EDMA_TRANSFER_SIZE_1B = 0x0U, EDMA_TRANSFER_SIZE_2B = 0x1U, EDMA_TRANSFER_SIZE_4B = 0x2U,`  
`EDMA_TRANSFER_SIZE_16B = 0x4U,`  
`EDMA_TRANSFER_SIZE_32B = 0x5U }`  
*eDMA transfer configuration Implements : edma\_transfer\_size\_t\_Class*
- enum `edma_chn_status_t` { `EDMA_CHN_NORMAL = 0U, EDMA_CHN_ERROR` }  
*Channel status for eDMA channel.*
- enum `edma_transfer_type_t` { `EDMA_TRANSFER_PERIPH2MEM = 0U, EDMA_TRANSFER_MEM2PERIPH,`  
`EDMA_TRANSFER_MEM2MEM, EDMA_TRANSFER_PERIPH2PERIPH` }  
*A type for the DMA transfer. Implements : edma\_transfer\_type\_t\_Class.*

#### eDMA peripheral driver module level functions

- status\_t `EDMA_DRV_Init` (`edma_state_t *edmaState, const edma_user_config_t *userConfig, edma_chn_state_t *const chnStateArray[], const edma_channel_config_t *const chnConfigArray[], uint8_t chnCount`)  
*Initializes the eDMA module.*
- status\_t `EDMA_DRV_Deinit` (void)  
*De-initializes the eDMA module.*

#### eDMA peripheral driver channel management functions

- status\_t `EDMA_DRV_Channellnit` (`edma_chn_state_t *edmaChannelState, const edma_channel_config_t *edmaChannelConfig`)  
*Initializes an eDMA channel.*
- status\_t `EDMA_DRV_ReleaseChannel` (uint8\_t channel)  
*Releases an eDMA channel.*

#### eDMA peripheral driver transfer setup functions

- void `EDMA_DRV_PushConfigToReg` (uint8\_t channel, const `edma_transfer_config_t *tcd`)  
*Copies the channel configuration to the TCD registers.*
- void `EDMA_DRV_PushConfigToSTCD` (const `edma_transfer_config_t *config, edma_software_tcd_t *stcd`)

*Copies the channel configuration to the software TCD structure.*

- status\_t [EDMA\\_DRV\\_ConfigSingleBlockTransfer](#) (uint8\_t channel, [edma\\_transfer\\_type\\_t](#) type, uint32\_t srcAddr, uint32\_t destAddr, [edma\\_transfer\\_size\\_t](#) transferSize, uint32\_t dataBufferSize)

*Configures a simple single block data transfer with DMA.*

- status\_t [EDMA\\_DRV\\_ConfigMultiBlockTransfer](#) (uint8\_t channel, [edma\\_transfer\\_type\\_t](#) type, uint32\_t srcAddr, uint32\_t destAddr, [edma\\_transfer\\_size\\_t](#) transferSize, uint32\_t blockSize, uint32\_t blockCount, bool disableReqOnCompletion)

*Configures a multiple block data transfer with DMA.*

- status\_t [EDMA\\_DRV\\_ConfigLoopTransfer](#) (uint8\_t channel, const [edma\\_transfer\\_config\\_t](#) \*transferConfig)

*Configures the DMA transfer in loop mode.*

- status\_t [EDMA\\_DRV\\_ConfigScatterGatherTransfer](#) (uint8\_t channel, [edma\\_software\\_tcd\\_t](#) \*stcd, [edma\\_transfer\\_size\\_t](#) transferSize, uint32\_t bytesOnEachRequest, const [edma\\_scatter\\_gather\\_list\\_t](#) \*srcList, const [edma\\_scatter\\_gather\\_list\\_t](#) \*destList, uint8\_t tcdCount)

*Configures the DMA transfer in a scatter-gather mode.*

- void [EDMA\\_DRV\\_CancelTransfer](#) (bool error)

*Cancel the running transfer.*

#### eDMA Peripheral driver channel operation functions

- status\_t [EDMA\\_DRV\\_StartChannel](#) (uint8\_t channel)

*Starts an eDMA channel.*

- status\_t [EDMA\\_DRV\\_StopChannel](#) (uint8\_t channel)

*Stops the eDMA channel.*

- status\_t [EDMA\\_DRV\\_SetChannelRequest](#) (uint8\_t channel, uint8\_t req)

*Configures the DMA request for the eDMA channel.*

- void [EDMA\\_DRV\\_ClearTCD](#) (uint8\_t channel)

*Clears all registers to 0 for the channel's TCD.*

- void [EDMA\\_DRV\\_SetSrcAddr](#) (uint8\_t channel, uint32\_t address)

*Configures the source address for the eDMA channel.*

- void [EDMA\\_DRV\\_SetSrcOffset](#) (uint8\_t channel, int16\_t offset)

*Configures the source address signed offset for the eDMA channel.*

- void [EDMA\\_DRV\\_SetSrcReadChunkSize](#) (uint8\_t channel, [edma\\_transfer\\_size\\_t](#) size)

*Configures the source data chunk size (transferred in a read sequence).*

- void [EDMA\\_DRV\\_SetSrcLastAddrAdjustment](#) (uint8\_t channel, int32\_t adjust)

*Configures the source address last adjustment.*

- void [EDMA\\_DRV\\_SetDestAddr](#) (uint8\_t channel, uint32\_t address)

*Configures the destination address for the eDMA channel.*

- void [EDMA\\_DRV\\_SetDestOffset](#) (uint8\_t channel, int16\_t offset)

*Configures the destination address signed offset for the eDMA channel.*

- void [EDMA\\_DRV\\_SetDestWriteChunkSize](#) (uint8\_t channel, [edma\\_transfer\\_size\\_t](#) size)

*Configures the destination data chunk size (transferred in a write sequence).*

- void [EDMA\\_DRV\\_SetDestLastAddrAdjustment](#) (uint8\_t channel, int32\_t adjust)

*Configures the destination address last adjustment.*

- void [EDMA\\_DRV\\_SetMinorLoopBlockSize](#) (uint8\_t channel, uint32\_t nbytes)

*Configures the number of bytes to be transferred in each service request of the channel.*

- void [EDMA\\_DRV\\_SetMajorLoopIterationCount](#) (uint8\_t channel, uint32\_t majorLoopCount)

*Configures the number of major loop iterations.*

- uint32\_t [EDMA\\_DRV\\_GetRemainingMajorIterationsCount](#) (uint8\_t channel)

*Returns the remaining major loop iteration count.*

- void [EDMA\\_DRV\\_SetScatterGatherLink](#) (uint8\_t channel, uint32\_t nextTCDAddr)

*Configures the memory address of the next TCD, in scatter/gather mode.*

- void [EDMA\\_DRV\\_DisableRequestsOnTransferComplete](#) (uint8\_t channel, bool disable)  
*Disables/Enables the DMA request after the major loop completes for the TCD.*
- void [EDMA\\_DRV\\_ConfigureInterrupt](#) (uint8\_t channel, [edma\\_channel\\_interrupt\\_t](#) intSrc, bool enable)  
*Disables/Enables the channel interrupt requests.*
- void [EDMA\\_DRV\\_TriggerSwRequest](#) (uint8\_t channel)  
*Triggers a sw request for the current channel.*

#### eDMA Peripheral callback and interrupt functions

- status\_t [EDMA\\_DRV\\_InstallCallback](#) (uint8\_t channel, [edma\\_callback\\_t](#) callback, void \*parameter)  
*Registers the callback function and the parameter for eDMA channel.*

#### eDMA Peripheral driver miscellaneous functions

- [edma\\_chn\\_status\\_t](#) [EDMA\\_DRV\\_GetChannelStatus](#) (uint8\_t channel)  
*Gets the eDMA channel status.*

### 14.21.2 Data Structure Documentation

#### 14.21.2.1 struct edma\_user\_config\_t

The user configuration structure for the eDMA driver.

Use an instance of this structure with the [EDMA\\_DRV\\_Init\(\)](#) function. This allows the user to configure settings of the EDMA peripheral with a single function call. Implements : [edma\\_user\\_config\\_t\\_Class](#)

Definition at line 175 of file [edma\\_driver.h](#).

#### Data Fields

- [edma\\_arbitration\\_algorithm\\_t](#) chnArbitration
- bool [notHaltOnError](#)

#### Field Documentation

##### 14.21.2.1.1 [edma\\_arbitration\\_algorithm\\_t](#) chnArbitration

eDMA channel arbitration.

Definition at line 176 of file [edma\\_driver.h](#).

##### 14.21.2.1.2 bool [notHaltOnError](#)

Any error causes the HALT bit to set. Subsequently, all service requests are ignored until the HALT bit is cleared.

Definition at line 182 of file [edma\\_driver.h](#).

##### 14.21.2.2 struct [edma\\_chn\\_state\\_t](#)

Data structure for the eDMA channel state. Implements : [edma\\_chn\\_state\\_t\\_Class](#).

Definition at line 209 of file [edma\\_driver.h](#).

#### Data Fields

- uint8\_t [channel](#)
- [edma\\_callback\\_t](#) [callback](#)
- void \* [parameter](#)
- volatile [edma\\_chn\\_status\\_t](#) [status](#)

### Field Documentation

#### 14.21.2.2.1 `edma_callback_t` callback

Callback function pointer for the eDMA channel. It will be called at the eDMA channel complete and eDMA channel error.

Definition at line 211 of file `edma_driver.h`.

#### 14.21.2.2.2 `uint8_t` channel

Virtual channel indicator.

Definition at line 210 of file `edma_driver.h`.

#### 14.21.2.2.3 `void*` parameter

Parameter for the callback function pointer.

Definition at line 214 of file `edma_driver.h`.

#### 14.21.2.2.4 `volatile edma_chn_status_t` status

eDMA channel status.

Definition at line 215 of file `edma_driver.h`.

#### 14.21.2.3 `struct edma_channel_config_t`

The user configuration structure for the an eDMA driver channel.

Use an instance of this structure with the [EDMA\\_DRV\\_Channellnit\(\)](#) function. This allows the user to configure settings of the EDMA channel with a single function call. Implements : `edma_channel_config_t_Class`

Definition at line 225 of file `edma_driver.h`.

### Data Fields

- [edma\\_channel\\_priority\\_t](#) priority
- [uint8\\_t](#) channel
- [dma\\_request\\_source\\_t](#) source
- [edma\\_callback\\_t](#) callback
- `void *` [callbackParam](#)

### Field Documentation

#### 14.21.2.3.1 `edma_callback_t` callback

Callback that will be registered for this channel

Definition at line 230 of file `edma_driver.h`.

#### 14.21.2.3.2 `void*` callbackParam

Parameter passed to the channel callback

Definition at line 231 of file `edma_driver.h`.

#### 14.21.2.3.3 `uint8_t` channel

eDMA channel number - use `EDMA_ANY_CHANNEL` for dynamic allocation

Definition at line 228 of file `edma_driver.h`.

#### 14.21.2.3.4 `edma_channel_priority_t` priority

eDMA channel priority - only used when channel arbitration mode is 'Fixed priority'.

Definition at line 226 of file `edma_driver.h`.

#### 14.21.2.3.5 `dma_request_source_t` source

Selects the source of the DMA request for this channel

Definition at line 229 of file `edma_driver.h`.

#### 14.21.2.4 `struct edma_scatter_gather_list_t`

Data structure for configuring a discrete memory transfer. Implements : `edma_scatter_gather_list_t_Class`.

Definition at line 247 of file `edma_driver.h`.

##### Data Fields

- `uint32_t` [address](#)
- `uint32_t` [length](#)
- `edma_transfer_type_t` [type](#)

##### Field Documentation

#### 14.21.2.4.1 `uint32_t` address

Address of buffer.

Definition at line 248 of file `edma_driver.h`.

#### 14.21.2.4.2 `uint32_t` length

Length of buffer.

Definition at line 249 of file `edma_driver.h`.

#### 14.21.2.4.3 `edma_transfer_type_t` type

Type of the DMA transfer

Definition at line 250 of file `edma_driver.h`.

#### 14.21.2.5 `struct edma_state_t`

Runtime state structure for the eDMA driver.

This structure holds data that is used by the eDMA peripheral driver to manage multi eDMA channels. The user passes the memory for this run-time state structure and the eDMA driver populates the members. Implements : `edma_state_t_Class`

Definition at line 262 of file `edma_driver.h`.

##### Data Fields

- `edma_chn_state_t` `*volatile chn` [FEATURE\_EDMA\_MODULE\_CHANNELS]

##### Field Documentation

#### 14.21.2.5.1 `edma_chn_state_t` `*volatile chn`[FEATURE\_EDMA\_MODULE\_CHANNELS]

Pointer array storing channel state.

Definition at line 263 of file `edma_driver.h`.

### 14.21.2.6 struct edma\_loop\_transfer\_config\_t

eDMA loop transfer configuration.

This structure configures the basic minor/major loop attributes. Implements : edma\_loop\_transfer\_config\_t\_Class

Definition at line 272 of file edma\_driver.h.

#### Data Fields

- uint32\_t [majorLoopIterationCount](#)
- bool [srcOffsetEnable](#)
- bool [dstOffsetEnable](#)
- int32\_t [minorLoopOffset](#)
- bool [minorLoopChnLinkEnable](#)
- uint8\_t [minorLoopChnLinkNumber](#)
- bool [majorLoopChnLinkEnable](#)
- uint8\_t [majorLoopChnLinkNumber](#)

#### Field Documentation

##### 14.21.2.6.1 bool dstOffsetEnable

Selects whether the minor loop offset is applied to the destination address upon minor loop completion.

Definition at line 276 of file edma\_driver.h.

##### 14.21.2.6.2 bool majorLoopChnLinkEnable

Enables channel-to-channel linking on major loop complete.

Definition at line 283 of file edma\_driver.h.

##### 14.21.2.6.3 uint8\_t majorLoopChnLinkNumber

The number of the next channel to be started by DMA engine when major loop completes.

Definition at line 284 of file edma\_driver.h.

##### 14.21.2.6.4 uint32\_t majorLoopIterationCount

Number of major loop iterations.

Definition at line 273 of file edma\_driver.h.

##### 14.21.2.6.5 bool minorLoopChnLinkEnable

Enables channel-to-channel linking on minor loop complete.

Definition at line 280 of file edma\_driver.h.

##### 14.21.2.6.6 uint8\_t minorLoopChnLinkNumber

The number of the next channel to be started by DMA engine when minor loop completes.

Definition at line 281 of file edma\_driver.h.

##### 14.21.2.6.7 int32\_t minorLoopOffset

Sign-extended offset applied to the source or destination address to form the next-state value after the minor loop completes.

Definition at line 278 of file edma\_driver.h.

**14.21.2.6.8 bool srcOffsetEnable**

Selects whether the minor loop offset is applied to the source address upon minor loop completion.

Definition at line 274 of file `edma_driver.h`.

**14.21.2.7 struct edma\_transfer\_config\_t**

eDMA transfer size configuration.

This structure configures the basic source/destination transfer attribute. Implements : `edma_transfer_config_t` ↔ Class

Definition at line 294 of file `edma_driver.h`.

**Data Fields**

- `uint32_t srcAddr`
- `uint32_t destAddr`
- `edma_transfer_size_t srcTransferSize`
- `edma_transfer_size_t destTransferSize`
- `int16_t srcOffset`
- `int16_t destOffset`
- `int32_t srcLastAddrAdjust`
- `int32_t destLastAddrAdjust`
- `edma_modulo_t srcModulo`
- `edma_modulo_t destModulo`
- `uint32_t minorByteTransferCount`
- `bool scatterGatherEnable`
- `uint32_t scatterGatherNextDescAddr`
- `bool interruptEnable`
- `edma_loop_transfer_config_t * loopTransferConfig`

**Field Documentation****14.21.2.7.1 uint32\_t destAddr**

Memory address pointing to the destination data.

Definition at line 296 of file `edma_driver.h`.

**14.21.2.7.2 int32\_t destLastAddrAdjust**

Last destination address adjustment. Note here it is only valid when scatter/gather feature is not enabled.

Definition at line 306 of file `edma_driver.h`.

**14.21.2.7.3 edma\_modulo\_t destModulo**

Destination address modulo.

Definition at line 309 of file `edma_driver.h`.

**14.21.2.7.4 int16\_t destOffset**

Sign-extended offset applied to the current destination address to form the next-state value as each source read/write is completed.

Definition at line 302 of file `edma_driver.h`.

**14.21.2.7.5 edma\_transfer\_size\_t destTransferSize**

Destination data transfer size.

Definition at line 298 of file `edma_driver.h`.

#### 14.21.2.7.6 bool interruptEnable

Enable the interrupt request when the major loop count completes

Definition at line 317 of file edma\_driver.h.

#### 14.21.2.7.7 edma\_loop\_transfer\_config\_t\* loopTransferConfig

Pointer to loop transfer configuration structure (defines minor/major loop attributes) Note: this field is only used when minor loop mapping is enabled from DMA configuration.

Definition at line 319 of file edma\_driver.h.

#### 14.21.2.7.8 uint32\_t minorByteTransferCount

Number of bytes to be transferred in each service request of the channel.

Definition at line 310 of file edma\_driver.h.

#### 14.21.2.7.9 bool scatterGatherEnable

Enable scatter gather feature.

Definition at line 312 of file edma\_driver.h.

#### 14.21.2.7.10 uint32\_t scatterGatherNextDescAddr

The address of the next descriptor to be used, when scatter/gather feature is enabled. Note: this value is not used when scatter/gather feature is disabled.

Definition at line 313 of file edma\_driver.h.

#### 14.21.2.7.11 uint32\_t srcAddr

Memory address pointing to the source data.

Definition at line 295 of file edma\_driver.h.

#### 14.21.2.7.12 int32\_t srcLastAddrAdjust

Last source address adjustment.

Definition at line 305 of file edma\_driver.h.

#### 14.21.2.7.13 edma\_modulo\_t srcModulo

Source address modulo.

Definition at line 308 of file edma\_driver.h.

#### 14.21.2.7.14 int16\_t srcOffset

Sign-extended offset applied to the current source address to form the next-state value as each source read/write is completed.

Definition at line 299 of file edma\_driver.h.

#### 14.21.2.7.15 edma\_transfer\_size\_t srcTransferSize

Source data transfer size.

Definition at line 297 of file edma\_driver.h.

### 14.21.3 Macro Definition Documentation

#### 14.21.3.1 #define EDMA\_ERR\_LSB\_MASK 1U

Macro for accessing the least significant bit of the ERR register.

The erroneous channels are retrieved from ERR register by subsequently right shifting all the ERR bits + "AND"-ing the result with this mask.

Definition at line 67 of file edma\_driver.h.

#### 14.21.3.2 #define STCD\_ADDR( address ) (((uint32\_t)address + 31UL) & ~0x1FUL)

Definition at line 59 of file edma\_driver.h.

#### 14.21.3.3 #define STCD\_SIZE( number ) (((number) \* 32U) - 1U)

Macro for the memory size needed for the software TCD.

Software TCD is aligned to 32 bytes. We don't need a software TCD structure for the first descriptor, since the configuration is pushed directly to registers. To make sure the software TCD can meet the eDMA module requirement regarding alignment, allocate memory for the remaining descriptors with extra 31 bytes.

Definition at line 58 of file edma\_driver.h.

### 14.21.4 Typedef Documentation

#### 14.21.4.1 typedef void(\* edma\_callback\_t)(void \*parameter, edma\_chn\_status\_t status)

Definition for the eDMA channel callback function.

Prototype for the callback function registered in the eDMA driver. Implements : edma\_callback\_t\_Class

Definition at line 204 of file edma\_driver.h.

### 14.21.5 Enumeration Type Documentation

#### 14.21.5.1 enum edma\_arbitration\_algorithm\_t

eDMA channel arbitration algorithm used for selection among channels. Implements : edma\_arbitration\_algorithm\_t\_Class

Enumerator

**EDMA\_ARBITRATION\_FIXED\_PRIORITY** Fixed Priority

**EDMA\_ARBITRATION\_ROUND\_ROBIN** Round-Robin arbitration

Definition at line 81 of file edma\_driver.h.

#### 14.21.5.2 enum edma\_channel\_interrupt\_t

eDMA channel interrupts. Implements : edma\_channel\_interrupt\_t\_Class

Enumerator

**EDMA\_CHN\_ERR\_INT** Error interrupt

**EDMA\_CHN\_HALF\_MAJOR\_LOOP\_INT** Half major loop interrupt.

**EDMA\_CHN\_MAJOR\_LOOP\_INT** Complete major loop interrupt.

Definition at line 72 of file edma\_driver.h.

## 14.21.5.3 enum edma\_channel\_priority\_t

eDMA channel priority setting Implements : edma\_channel\_priority\_t\_Class

## Enumerator

**EDMA\_CHN\_PRIORITY\_0**  
**EDMA\_CHN\_PRIORITY\_1**  
**EDMA\_CHN\_PRIORITY\_2**  
**EDMA\_CHN\_PRIORITY\_3**  
**EDMA\_CHN\_PRIORITY\_4**  
**EDMA\_CHN\_PRIORITY\_5**  
**EDMA\_CHN\_PRIORITY\_6**  
**EDMA\_CHN\_PRIORITY\_7**  
**EDMA\_CHN\_PRIORITY\_8**  
**EDMA\_CHN\_PRIORITY\_9**  
**EDMA\_CHN\_PRIORITY\_10**  
**EDMA\_CHN\_PRIORITY\_11**  
**EDMA\_CHN\_PRIORITY\_12**  
**EDMA\_CHN\_PRIORITY\_13**  
**EDMA\_CHN\_PRIORITY\_14**  
**EDMA\_CHN\_PRIORITY\_15**  
**EDMA\_CHN\_DEFAULT\_PRIORITY**

Definition at line 89 of file edma\_driver.h.

## 14.21.5.4 enum edma\_chn\_status\_t

Channel status for eDMA channel.

A structure describing the eDMA channel status. The user can get the status by callback parameter or by calling EDMA\_DRV\_getStatus() function. Implements : edma\_chn\_status\_t\_Class

## Enumerator

**EDMA\_CHN\_NORMAL** eDMA channel normal state.  
**EDMA\_CHN\_ERROR** An error occurred in the eDMA channel.

Definition at line 193 of file edma\_driver.h.

## 14.21.5.5 enum edma\_modulo\_t

eDMA modulo configuration Implements : edma\_modulo\_t\_Class

## Enumerator

**EDMA\_MODULO\_OFF**  
**EDMA\_MODULO\_2B**  
**EDMA\_MODULO\_4B**  
**EDMA\_MODULO\_8B**  
**EDMA\_MODULO\_16B**  
**EDMA\_MODULO\_32B**  
**EDMA\_MODULO\_64B**

**EDMA\_MODULO\_128B**  
**EDMA\_MODULO\_256B**  
**EDMA\_MODULO\_512B**  
**EDMA\_MODULO\_1KB**  
**EDMA\_MODULO\_2KB**  
**EDMA\_MODULO\_4KB**  
**EDMA\_MODULO\_8KB**  
**EDMA\_MODULO\_16KB**  
**EDMA\_MODULO\_32KB**  
**EDMA\_MODULO\_64KB**  
**EDMA\_MODULO\_128KB**  
**EDMA\_MODULO\_256KB**  
**EDMA\_MODULO\_512KB**  
**EDMA\_MODULO\_1MB**  
**EDMA\_MODULO\_2MB**  
**EDMA\_MODULO\_4MB**  
**EDMA\_MODULO\_8MB**  
**EDMA\_MODULO\_16MB**  
**EDMA\_MODULO\_32MB**  
**EDMA\_MODULO\_64MB**  
**EDMA\_MODULO\_128MB**  
**EDMA\_MODULO\_256MB**  
**EDMA\_MODULO\_512MB**  
**EDMA\_MODULO\_1GB**  
**EDMA\_MODULO\_2GB**

Definition at line 122 of file edma\_driver.h.

14.21.5.6 enum edma\_transfer\_size\_t

eDMA transfer configuration Implements : edma\_transfer\_size\_t\_Class

Enumerator

**EDMA\_TRANSFER\_SIZE\_1B**  
**EDMA\_TRANSFER\_SIZE\_2B**  
**EDMA\_TRANSFER\_SIZE\_4B**  
**EDMA\_TRANSFER\_SIZE\_16B**  
**EDMA\_TRANSFER\_SIZE\_32B**

Definition at line 160 of file edma\_driver.h.

14.21.5.7 enum edma\_transfer\_type\_t

A type for the DMA transfer. Implements : edma\_transfer\_type\_t\_Class.

Enumerator

**EDMA\_TRANSFER\_PERIPH2MEM** Transfer from peripheral to memory  
**EDMA\_TRANSFER\_MEM2PERIPH** Transfer from memory to peripheral  
**EDMA\_TRANSFER\_MEM2MEM** Transfer from memory to memory  
**EDMA\_TRANSFER\_PERIPH2PERIPH** Transfer from peripheral to peripheral

Definition at line 237 of file edma\_driver.h.

## 14.21.6 Function Documentation

## 14.21.6.1 void EDMA\_DRV\_CancelTransfer ( bool error )

Cancel the running transfer.

This function cancels the current transfer, optionally signalling an error.

## Parameters

<i>bool</i>	error If true, an error will be logged for the current transfer.
-------------	--

Definition at line 1254 of file edma\_driver.c.

## 14.21.6.2 status\_t EDMA\_DRV\_Channellnit ( edma\_chn\_state\_t \* edmaChannelState, const edma\_channel\_config\_t \* edmaChannelConfig )

Initializes an eDMA channel.

This function initializes the run-time state structure for a eDMA channel, based on user configuration. It will request the channel, set up the channel priority and install the callback.

## Parameters

<i>edmaChannelState</i>	Pointer to the eDMA channel state structure. The user passes the memory for this run-time state structure and the eDMA peripheral driver populates the members. This run-time state structure keeps track of the eDMA channel status. The memory must be kept valid before calling the EDMA_DRV_ReleaseChannel.
<i>edmaChannelConfig</i>	User configuration structure for eDMA channel. The user populates the members of this structure and passes the pointer of this structure into the function.

## Returns

STATUS\_ERROR or STATUS\_SUCCESS.

Definition at line 254 of file edma\_driver.c.

## 14.21.6.3 void EDMA\_DRV\_ClearTCD ( uint8\_t channel )

Clears all registers to 0 for the channel's TCD.

## Parameters

<i>channel</i>	eDMA channel number.
----------------	----------------------

Definition at line 888 of file edma\_driver.c.

## 14.21.6.4 status\_t EDMA\_DRV\_ConfigLoopTransfer ( uint8\_t channel, const edma\_transfer\_config\_t \* transferConfig )

Configures the DMA transfer in loop mode.

This function configures the DMA transfer in a loop chain. The user passes a block of memory into this function that configures the loop transfer properties (minor/major loop count, address offsets, channel linking). The DMA driver copies the configuration to TCD registers, only when the loop properties are set up correctly and minor loop mapping is enabled for the eDMA module.

## Parameters

<i>chn</i>	Pointer to the channel state structure.
<i>transferConfig</i>	Pointer to the transfer configuration structure; this structure defines fields for setting up the basic transfer and also a pointer to a memory structure that defines the loop chain properties (minor/major).

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS

Definition at line 619 of file edma\_driver.c.

```
14.21.6.5 status_t EDMA_DRV_ConfigMultiBlockTransfer ( uint8_t channel, edma_transfer_type_t type, uint32_t
srcAddr, uint32_t destAddr, edma_transfer_size_t transferSize, uint32_t blockSize, uint32_t blockCount, bool
disableReqOnCompletion )
```

Configures a multiple block data transfer with DMA.

This function configures the descriptor for a multi-block transfer. The function considers contiguous memory blocks, thus it configures the TCD source/destination offset fields to cover the data buffer without gaps, according to "transferSize" parameter (the offset is equal to the number of bytes transferred in a source read/destination write). The buffer is divided in multiple block, each block being transferred upon a single DMA request.

NOTE: For transfers to/from peripherals, make sure the transfer size is equal to the data buffer size of the peripheral used, otherwise only truncated chunks of data may be transferred (e.g. for a communication IP with an 8-bit data register the transfer size should be 1B, whereas for a 32-bit data register, the transfer size should be 4B). The rationale of this constraint is that, on the peripheral side, the address offset is set to zero, allowing to read/write data from/to the peripheral in a single source read/destination write operation.

**Parameters**

<i>chn</i>	Pointer to the channel state structure.
<i>type</i>	Transfer type (M->M, P->M, M->P, P->P).
<i>srcAddr</i>	A source register address or a source memory address.
<i>destAddr</i>	A destination register address or a destination memory address.
<i>transferSize</i>	The number of bytes to be transferred on every DMA write/read. Source/Dest share the same write/read size.
<i>blockSize</i>	The total number of bytes inside a block.
<i>blockCount</i>	The total number of data blocks (one block is transferred upon a DMA request).
<i>disableReqOnCompletion</i>	This parameter specifies whether the DMA channel should be disabled when the transfer is complete (further requests will remain untreated).

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS

Definition at line 589 of file edma\_driver.c.

```
14.21.6.6 status_t EDMA_DRV_ConfigScatterGatherTransfer ( uint8_t channel, edma_software_tcd_t * stcd,
edma_transfer_size_t transferSize, uint32_t bytesOnEachRequest, const edma_scatter_gather_list_t *
srcList, const edma_scatter_gather_list_t * destList, uint8_t tcdCount )
```

Configures the DMA transfer in a scatter-gather mode.

This function configures the descriptors into a single-ended chain. The user passes blocks of memory into this function. The interrupt is triggered only when the last memory block is completed. The memory block information is passed with the [edma\\_scatter\\_gather\\_list\\_t](#) data structure, which can tell the memory address and length. The DMA driver configures the descriptor for each memory block, transfers the descriptor from the first one to the last one, and stops.

## Parameters

<i>chn</i>	Pointer to the channel state structure.
<i>stcd</i>	Array of empty software TCD structures. The user must prepare this memory block. We don't need a software TCD structure for the first descriptor, since the configuration is pushed directly to registers. The "stcd" buffer must align with 32 bytes; if not, an error occurs in the eDMA driver. Thus, the required memory size for "stcd" is equal to $tcdCount * size\_of(edma\_software\_tcd\_t) - 1$ ; the driver will take care of the memory alignment if the provided memory buffer is big enough. For proper allocation of the "stcd" buffer it is recommended to use <code>STCD_SIZE</code> macro.
<i>transferSize</i>	The number of bytes to be transferred on every DMA write/read.
<i>bytesOnEachRequest</i>	Bytes to be transferred in each DMA request.
<i>srcList</i>	Data structure storing the address, length and type of transfer (M->M, M->P, P->M, P->P) for the bytes to be transferred for source memory blocks. If the source memory is peripheral, the length is not used.
<i>destList</i>	Data structure storing the address, length and type of transfer (M->M, M->P, P->M, P->P) for the bytes to be transferred for destination memory blocks. In the memory-to-memory transfer mode, the user must ensure that the length of the destination scatter gather list is equal to the source scatter gather list. If the destination memory is a peripheral register, the length is not used.
<i>tcdCount</i>	The number of TCD memory blocks contained in the scatter gather list.

## Returns

STATUS\_ERROR or STATUS\_SUCCESS

Definition at line 656 of file edma\_driver.c.

14.21.6.7 `status_t EDMA_DRV_ConfigSingleBlockTransfer ( uint8_t channel, edma_transfer_type_t type, uint32_t srcAddr, uint32_t destAddr, edma_transfer_size_t transferSize, uint32_t dataBufferSize )`

Configures a simple single block data transfer with DMA.

This function configures the descriptor for a single block transfer. The function considers contiguous memory blocks, thus it configures the TCD source/destination offset fields to cover the data buffer without gaps, according to "transferSize" parameter (the offset is equal to the number of bytes transferred in a source read/destination write).

NOTE: For memory-to-peripheral or peripheral-to-memory transfers, make sure the transfer size is equal to the data buffer size of the peripheral used, otherwise only truncated chunks of data may be transferred (e.g. for a communication IP with an 8-bit data register the transfer size should be 1B, whereas for a 32-bit data register, the transfer size should be 4B). The rationale of this constraint is that, on the peripheral side, the address offset is set to zero, allowing to read/write data from/to the peripheral in a single source read/destination write operation.

## Parameters

<i>chn</i>	Pointer to the channel state structure.
<i>type</i>	Transfer type (M->M, P->M, M->P, P->P).
<i>srcAddr</i>	A source register address or a source memory address.
<i>destAddr</i>	A destination register address or a destination memory address.
<i>transferSize</i>	The number of bytes to be transferred on every DMA write/read. Source/Dest share the same write/read size.
<i>dataBufferSize</i>	The total number of bytes to be transferred.

## Returns

STATUS\_ERROR or STATUS\_SUCCESS

Definition at line 495 of file edma\_driver.c.

14.21.6.8 void `EDMA_DRV_ConfigureInterrupt ( uint8_t channel, edma_channel_interrupt_t intSrc, bool enable )`

Disables/Enables the channel interrupt requests.

This function enables/disables error, half major loop and complete major loop interrupts for the current channel.

**Parameters**

<i>channel</i>	eDMA channel number.
<i>interrupt</i>	Interrupt event (error/half major loop/complete major loop).
<i>enable</i>	Enable (true)/Disable (false) interrupts for the current channel.

Definition at line 1214 of file `edma_driver.c`.

14.21.6.9 `status_t EDMA_DRV_Deinit ( void )`

De-initializes the eDMA module.

This function resets the eDMA module to reset state and disables the interrupt to the core.

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS.

Definition at line 207 of file `edma_driver.c`.

14.21.6.10 void `EDMA_DRV_DisableRequestsOnTransferComplete ( uint8_t channel, bool disable )`

Disables/Enables the DMA request after the major loop completes for the TCD.

If disabled, the eDMA hardware automatically clears the corresponding DMA request when the current major iteration count reaches zero.

**Parameters**

<i>channel</i>	eDMA channel number.
<i>disable</i>	Disable (true)/Enable (false) DMA request after TCD complete.

Definition at line 1191 of file `edma_driver.c`.

14.21.6.11 `edma_chn_status_t EDMA_DRV_GetChannelStatus ( uint8_t channel )`

Gets the eDMA channel status.

**Parameters**

<i>chn</i>	Channel number.
------------	-----------------

**Returns**

Channel status.

Definition at line 1440 of file `edma_driver.c`.

14.21.6.12 `uint32_t EDMA_DRV_GetRemainingMajorIterationsCount ( uint8_t channel )`

Returns the remaining major loop iteration count.

Gets the number minor loops yet to be triggered (major loop iterations).

**Parameters**

<i>channel</i>	eDMA channel number.
----------------	----------------------

**Returns**

number of major loop iterations yet to be triggered

Definition at line 1141 of file edma\_driver.c.

```
14.21.6.13 status_t EDMA_DRV_Init ( edma_state_t * edmaState, const edma_user_config_t * userConfig,
    edma_chn_state_t *const chnStateArray[], const edma_channel_config_t *const chnConfigArray[],
    uint8_t chnCount )
```

Initializes the eDMA module.

This function initializes the run-time state structure to provide the eDMA channel allocation release, protect, and track the state for channels. This function also resets the eDMA modules, initializes the module to user-defined settings and default settings.

**Parameters**

<i>edmaState</i>	The pointer to the eDMA peripheral driver state structure. The user passes the memory for this run-time state structure and the eDMA peripheral driver populates the members. This run-time state structure keeps track of the eDMA channels status. The memory must be kept valid before calling the EDMA_DRV_DeInit.
<i>userConfig</i>	User configuration structure for eDMA peripheral drivers. The user populates the members of this structure and passes the pointer of this structure into the function.
<i>chnStateArray</i>	Array of pointers to run-time state structures for eDMA channels; will populate the state structures inside the eDMA driver state structure.
<i>chnConfigArray</i>	Array of pointers to channel initialization structures.
<i>chnCount</i>	The number of eDMA channels to be initialized.

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS.

Definition at line 99 of file edma\_driver.c.

```
14.21.6.14 status_t EDMA_DRV_InstallCallback ( uint8_t channel, edma_callback_t callback, void * parameter )
```

Registers the callback function and the parameter for eDMA channel.

This function registers the callback function and the parameter into the eDMA channel state structure. The callback function is called when the channel is complete or a channel error occurs. The eDMA driver passes the channel status to this callback function to indicate whether it is caused by the channel complete event or the channel error event.

To un-register the callback function, set the callback function to "NULL" and call this function.

**Parameters**

<i>chn</i>	The pointer to the channel state structure.
<i>callback</i>	The pointer to the callback function.
<i>parameter</i>	The pointer to the callback function's parameter.

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS.

Definition at line 293 of file edma\_driver.c.

```
14.21.6.15 void EDMA_DRV_PushConfigToReg ( uint8_t channel, const edma_transfer_config_t * tcd )
```

Copies the channel configuration to the TCD registers.

**Parameters**

<i>chn</i>	Pointer to the channel state structure.
<i>config</i>	Pointer to the channel configuration structure.

Definition at line 1340 of file edma\_driver.c.

14.21.6.16 void EDMA\_DRV\_PushConfigToSTCD ( const edma\_transfer\_config\_t \* config, edma\_software\_tcd\_t \* stcd )

Copies the channel configuration to the software TCD structure.

This function copies the properties from the channel configuration to the software TCD structure; the address of the software TCD can be used to enable scatter/gather operation (pointer to the next TCD).

**Parameters**

<i>chn</i>	Pointer to the channel state structure.
<i>config</i>	Pointer to the channel configuration structure.
<i>stcd</i>	Pointer to the software TCD structure.

Definition at line 1302 of file edma\_driver.c.

14.21.6.17 status\_t EDMA\_DRV\_ReleaseChannel ( uint8\_t channel )

Releases an eDMA channel.

This function stops the eDMA channel and disables the interrupt of this channel. The channel state structure can be released after this function is called.

**Parameters**

<i>chn</i>	The pointer to the channel state structure.
------------	---

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS.

Definition at line 367 of file edma\_driver.c.

14.21.6.18 status\_t EDMA\_DRV\_SetChannelRequest ( uint8\_t channel, uint8\_t req )

Configures the DMA request for the eDMA channel.

Selects which DMA source is routed to a DMA channel. The DMA sources are defined in the file <MCU>\_↔ Features.h

**Parameters**

<i>channel</i>	eDMA channel number.
<i>req</i>	DMA request source.

**Returns**

STATUS\_SUCCESS.

Definition at line 863 of file edma\_driver.c.

14.21.6.19 void EDMA\_DRV\_SetDestAddr ( uint8\_t channel, uint32\_t address )

Configures the destination address for the eDMA channel.

## Parameters

<i>channel</i>	eDMA channel number.
<i>address</i>	The pointer to the destination memory address.

Definition at line 1026 of file edma\_driver.c.

14.21.6.20 void EDMA\_DRV\_SetDestLastAddrAdjustment ( uint8\_t *channel*, int32\_t *adjust* )

Configures the destination address last adjustment.

Adjustment value added to the destination address at the completion of the major iteration count. This value can be applied to restore the destination address to the initial value, or adjust the address to reference the next data structure.

## Parameters

<i>channel</i>	eDMA channel number.
<i>adjust</i>	Adjustment value.

Definition at line 1003 of file edma\_driver.c.

14.21.6.21 void EDMA\_DRV\_SetDestOffset ( uint8\_t *channel*, int16\_t *offset* )

Configures the destination address signed offset for the eDMA channel.

Sign-extended offset applied to the current destination address to form the next-state value as each destination write is complete.

## Parameters

<i>channel</i>	eDMA channel number.
<i>offset</i>	signed-offset

Definition at line 1049 of file edma\_driver.c.

14.21.6.22 void EDMA\_DRV\_SetDestWriteChunkSize ( uint8\_t *channel*, edma\_transfer\_size\_t *size* )

Configures the destination data chunk size (transferred in a write sequence).

Destination data write transfer size (1/2/4/16/32 bytes).

## Parameters

<i>channel</i>	eDMA channel number.
<i>size</i>	Destination transfer size.

Definition at line 1072 of file edma\_driver.c.

14.21.6.23 void EDMA\_DRV\_SetMajorLoopIterationCount ( uint8\_t *channel*, uint32\_t *majorLoopCount* )

Configures the number of major loop iterations.

Sets the number of major loop iterations; each major loop iteration will be served upon a request for the current channel, transferring the data block configured for the minor loop (NBYTES).

## Parameters

<i>channel</i>	eDMA channel number.
<i>majorLoopCount</i>	Number of major loop iterations.

Definition at line 1118 of file edma\_driver.c.

14.21.6.24 void EDMA\_DRV\_SetMinorLoopBlockSize ( uint8\_t *channel*, uint32\_t *nbytes* )

Configures the number of bytes to be transferred in each service request of the channel.

Sets the number of bytes to be transferred each time a request is received (one major loop iteration). This number

needs to be a multiple of the source/destination transfer size, as the data block will be transferred within multiple read/write sequences (minor loops).

**Parameters**

<i>channel</i>	eDMA channel number.
<i>nbytes</i>	Number of bytes to be transferred in each service request of the channel

Definition at line 1095 of file `edma_driver.c`.

**14.21.6.25** `void EDMA_DRV_SetScatterGatherLink ( uint8_t channel, uint32_t nextTCDAAddr )`

Configures the memory address of the next TCD, in scatter/gather mode.

This function configures the address of the next TCD to be loaded from memory, when scatter/gather feature is enabled. This address points to the beginning of a 0-modulo-32 byte region containing the next transfer TCD to be loaded into this channel. The channel reload is performed as the major iteration count completes. The scatter/gather address must be 0-modulo-32-byte. Otherwise, a configuration error is reported.

**Parameters**

<i>channel</i>	eDMA channel number.
<i>nextTCDAAddr</i>	The address of the next TCD to be linked to this TCD.

Definition at line 1168 of file `edma_driver.c`.

**14.21.6.26** `void EDMA_DRV_SetSrcAddr ( uint8_t channel, uint32_t address )`

Configures the source address for the eDMA channel.

**Parameters**

<i>channel</i>	eDMA channel number.
<i>address</i>	The pointer to the source memory address.

Definition at line 911 of file `edma_driver.c`.

**14.21.6.27** `void EDMA_DRV_SetSrcLastAddrAdjustment ( uint8_t channel, int32_t adjust )`

Configures the source address last adjustment.

Adjustment value added to the source address at the completion of the major iteration count. This value can be applied to restore the source address to the initial value, or adjust the address to reference the next data structure.

**Parameters**

<i>channel</i>	eDMA channel number.
<i>adjust</i>	Adjustment value.

Definition at line 980 of file `edma_driver.c`.

**14.21.6.28** `void EDMA_DRV_SetSrcOffset ( uint8_t channel, int16_t offset )`

Configures the source address signed offset for the eDMA channel.

Sign-extended offset applied to the current source address to form the next-state value as each source read is complete.

**Parameters**

<i>channel</i>	eDMA channel number.
<i>offset</i>	Signed-offset for source address.

Definition at line 934 of file `edma_driver.c`.

14.21.6.29 void EDMA\_DRV\_SetSrcReadChunkSize ( uint8\_t *channel*, edma\_transfer\_size\_t *size* )

Configures the source data chunk size (transferred in a read sequence).

Source data read transfer size (1/2/4/16/32 bytes).

**Parameters**

<i>channel</i>	eDMA channel number.
<i>size</i>	Source transfer size.

Definition at line 957 of file edma\_driver.c.

14.21.6.30 status\_t EDMA\_DRV\_StartChannel ( uint8\_t *channel* )

Starts an eDMA channel.

This function enables the eDMA channel DMA request.

**Parameters**

<i>chn</i>	Pointer to the channel state structure.
------------	---

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS.

Definition at line 813 of file edma\_driver.c.

14.21.6.31 status\_t EDMA\_DRV\_StopChannel ( uint8\_t *channel* )

Stops the eDMA channel.

This function disables the eDMA channel DMA request.

**Parameters**

<i>chn</i>	Pointer to the channel state structure.
------------	---

**Returns**

STATUS\_ERROR or STATUS\_SUCCESS.

Definition at line 838 of file edma\_driver.c.

14.21.6.32 void EDMA\_DRV\_TriggerSwRequest ( uint8\_t *channel* )

Triggers a sw request for the current channel.

This function starts a transfer using the current channel (sw request).

**Parameters**

<i>channel</i>	eDMA channel number.
----------------	----------------------

Definition at line 1279 of file edma\_driver.c.

## 14.22 EIM Driver

### 14.22.1 Detailed Description

Error Injection Module Peripheral Driver.

EIM PD provides a set of high-level APIs/services to configure the Error Injection Module (EIM) module.

#### Basic Operations of EIM

1. To initialize EIM, call [EIM\\_DRV\\_Init\(\)](#) with an user channel configuration array. In the following code, EIM is initialized with default settings (after reset) for check-bit mask and data mask and both channels is enabled.

```
#define INST_EIM1 (0U)

/* Configuration structure array */
eim_user_channel_config_t userChannelConfigArr[] =
{
    /* Configuration channel 0 */
    {
        .channel = 0x0U,
        .checkBitMask = 0x00U,
        .dataMask = 0x00U,
        .enable = true
    },
    /* Configuration channel 1 */
    {
        .channel = 0x1U,
        .checkBitMask = 0x00U,
        .dataMask = 0x00U,
        .enable = true
    }
};

/* Initialize the EIM instance 0 with configured channel number of 2 and userChannelConfigArr */
EIM_DRV_Init(INST_EIM1, 2U, userChannelConfigArr);
```

2. To get the default configuration (data mask, check-bit mask and enable status) of a channel in EIM, just call [EIM\\_DRV\\_GetDefaultConfig\(\)](#). Make sure that the operation is not execute in target RAM where EIM inject the error

```
eim_user_channel_config_t channelConfig;

/* Get default configuration of EIM channel 1*/
EIM_DRV_GetDefaultConfig(1U, &channelConfig);
```

3. To de-initialize EIM, just call the [EIM\\_DRV\\_Deinit\(\)](#) function. This function sets all registers to reset values and disables EIM.

```
/* De-initializes the EIM module */
EIM_DRV_Deinit(INST_EIM1);
```

#### Data Structures

- struct [eim\\_user\\_channel\\_config\\_t](#)  
EIM channel configuration structure. [More...](#)

#### Macros

- #define [EIM\\_CHECKBITMASK\\_DEFAULT](#) (0x01U)  
The value default of EIM check-bit mask.
- #define [EIM\\_DATAMASK\\_DEFAULT](#) (0x00U)  
The value default of EIM data mask.

## EIM Driver API

- void [EIM\\_DRV\\_Init](#) (uint32\_t instance, uint8\_t channelCnt, const [eim\\_user\\_channel\\_config\\_t](#) \*channelConfigArr)  
*Initializes the EIM module.*
- void [EIM\\_DRV\\_Deinit](#) (uint32\_t instance)  
*De-initializes the EIM module.*
- void [EIM\\_DRV\\_ConfigChannel](#) (uint32\_t instance, const [eim\\_user\\_channel\\_config\\_t](#) \*userChannelConfig)  
*Configures the EIM channel.*
- void [EIM\\_DRV\\_GetChannelConfig](#) (uint32\_t instance, uint8\_t channel, [eim\\_user\\_channel\\_config\\_t](#) \*channelConfig)  
*Gets the EIM channel configuration.*
- void [EIM\\_DRV\\_GetDefaultConfig](#) (uint8\_t channel, [eim\\_user\\_channel\\_config\\_t](#) \*channelConfig)  
*Gets the EIM channel configuration default.*

## 14.22.2 Data Structure Documentation

14.22.2.1 struct [eim\\_user\\_channel\\_config\\_t](#)

EIM channel configuration structure.

This structure holds the configuration settings for the EIM channel Implements : [eim\\_user\\_channel\\_config\\_t\\_Class](#)  
Definition at line 58 of file [eim\\_driver.h](#).

## Data Fields

- uint8\_t [channel](#)
- uint8\_t [checkBitMask](#)
- uint32\_t [dataMask](#)
- bool [enable](#)

## Field Documentation

14.22.2.1.1 uint8\_t [channel](#)

EIM channel number

Definition at line 60 of file [eim\\_driver.h](#).

14.22.2.1.2 uint8\_t [checkBitMask](#)

Specifies whether the corresponding bit of the check-bit bus from the target RAM should be inverted or remain unmodified

Definition at line 61 of file [eim\\_driver.h](#).

14.22.2.1.3 uint32\_t [dataMask](#)

Specifies whether the corresponding bit of the read data bus from the target RAM should be inverted or remain unmodified

Definition at line 63 of file [eim\\_driver.h](#).

14.22.2.1.4 bool [enable](#)

true : EIM channel operation is enabled false : EIM channel operation is disabled

Definition at line 65 of file [eim\\_driver.h](#).

### 14.22.3 Macro Definition Documentation

#### 14.22.3.1 #define EIM\_CHECKBITMASK\_DEFAULT (0x01U)

The value default of EIM check-bit mask.

Definition at line 48 of file eim\_driver.h.

#### 14.22.3.2 #define EIM\_DATAMASK\_DEFAULT (0x00U)

The value default of EIM data mask.

Definition at line 50 of file eim\_driver.h.

### 14.22.4 Function Documentation

#### 14.22.4.1 void EIM\_DRV\_ConfigChannel ( uint32\_t instance, const eim\_user\_channel\_config\_t \* userChannelConfig )

Configures the EIM channel.

This function configures check-bit mask, data mask and operation status(enable/disable) for EIM channel. The EIM channel configuration structure shall be passed as arguments.

This is an example demonstrating how to define a EIM channel configuration structure:

```
1 eim_user_channel_config_t eimTestInit = {
2     .channel = 0x1U,
3     .checkBitMask = 0x25U,
4     .dataMask = 0x11101100U,
5     .enable = true
6 };
```

#### Parameters

in	<i>instance</i>	EIM module instance number
in	<i>userChannelConfig</i>	Pointer to EIM channel configuration structure

Definition at line 118 of file eim\_driver.c.

#### 14.22.4.2 void EIM\_DRV\_Deinit ( uint32\_t instance )

De-initializes the EIM module.

This function sets all registers to reset value and disables EIM module. In order to use the EIM module again, EIM\_DRV\_Init must be called.

#### Parameters

in	<i>instance</i>	EIM module instance number
----	-----------------	----------------------------

Definition at line 95 of file eim\_driver.c.

#### 14.22.4.3 void EIM\_DRV\_GetChannelConfig ( uint32\_t instance, uint8\_t channel, eim\_user\_channel\_config\_t \* channelConfig )

Gets the EIM channel configuration.

This function gets check bit mask, data mask and operation status of EIM channel.

#### Parameters

in	<i>instance</i>	EIM module instance number
in	<i>channel</i>	EIM channel number
out	<i>channelConfig</i>	Pointer to EIM channel configuration structure

Definition at line 144 of file eim\_driver.c.

**14.22.4.4** void EIM\_DRV\_GetDefaultConfig ( uint8\_t *channel*, eim\_user\_channel\_config\_t \* *channelConfig* )

Gets the EIM channel configuration default.

This function gets check bit mask, data mask and operation status default of EIM channel.

#### Parameters

in	<i>channel</i>	EIM channel number
out	<i>channelConfig</i>	Pointer to EIM channel configuration structure default

Definition at line 171 of file eim\_driver.c.

**14.22.4.5** void EIM\_DRV\_Init ( uint32\_t *instance*, uint8\_t *channelCnt*, const eim\_user\_channel\_config\_t \* *channelConfigArr* )

Initializes the EIM module.

This function configures for EIM channels. The EIM channel configuration structure array and number of configured channels shall be passed as arguments. This function should be called before calling any other EIM driver function.

This is an example demonstrating how to define a EIM channel configuration structure array:

```

1 eim_user_channel_config_t channelConfigArr[] =
2 {
3 {
4 .channel = 0x0U,
5 .checkBitMask = 0x12U,
6 .dataMask = 0x01234567U,
7 .enable = true
8 },
9 {
10 .channel = 0x1U,
11 .checkBitMask = 0x22U,
12 .dataMask = 0x01234444U,
13 .enable = false
14 }
15 };

```

#### Parameters

in	<i>instance</i>	EIM module instance number.
in	<i>channelCnt</i>	Number of configured channels
in	<i>channelConfigArr</i>	EIM channel configuration structure array

Definition at line 65 of file eim\_driver.c.

## 14.23 ENET Driver

### 14.23.1 Detailed Description

#### How to use the ENET driver in your application

In order to use the ENET driver in your application, the [ENET\\_DRV\\_Init\(\)](#) function should be called prior to using the rest of the API. The parameters of this function specify:

- the ENET instance to be initialized
- a structure which will hold the internal state of the driver
- a structure specifying the configuration of the ENET module
- a structure specifying the buffers configuration (Rx and Tx rings)
- the MAC address to be configured for the module

The configuration of the module is specified through the [enet\\_config\\_t](#) structure and contains:

- MII-related configurations (mode, speed, duplex)
- acceleration options for the receive and transmit path
- the maximum frame length
- the MAC interrupt sources which should be enabled
- other special configurations of the receive and transmit path
- a callback function to be invoked on events

The buffers configuration is specified through the [enet\\_buffer\\_config\\_t](#) structure and contains:

- the size of the Rx and Tx rings
- pointers to the beginning of the Rx and Tx buffer descriptors rings (should be 64-bit aligned)
- pointer to the beginning of the memory area where the received data shall be saved (should be 64-bit aligned)

In order to de-initialize the driver, the [ENET\\_DRV\\_Deinit\(\)](#) function shall be used. This function will disable the ENET interrupts and the module, so calling other ENET driver functions after de-initializing the driver will have undefined behavior. In order to use the driver again, [ENET\\_DRV\\_Init\(\)](#) should be called.

#### Examples:

##### Initializing the module

```
#define INST_ETHERNET1 (0U)

#define ENET_RXBD_NUM0 (1U)

#define ENET_TXBD_NUM0 (1U)

enet_state_t ethernet1_State;

enet_config_t ethernet1_InitConfig0 =
{
    .interrupt = ENET_RX_FRAME_INTERRUPT,
    .maxFrameLen = 1518U,
    .miiMode = ENET_MII_MODE,
    .miiSpeed = ENET_MII_SPEED_100M,
    .miiDuplex = ENET_MII_FULL_DUPLEX,
    .rxAccelerConfig = 0,
    .txAccelerConfig = ENET_TX_ACCEL_INSERT_IP_CHECKSUM |
        ENET_TX_ACCEL_INSERT_PROTO_CHECKSUM,
    .rxConfig = 0,
    .txConfig = ENET_TX_CONFIG_ENABLE_MAC_ADDR_INSERTION,
```

```

    .callback = rx_callback
};

ALIGNED(FEATURE_ENET_BUFFDESCR_ALIGNMENT) enet_buffer_descriptor_t ethernet1_rxBuffDescrip0[ENET_RXBD_NUM0]
;
ALIGNED(FEATURE_ENET_BUFFDESCR_ALIGNMENT) enet_buffer_descriptor_t ethernet1_txBuffDescrip0[ENET_TXBD_NUM0]
;

ALIGNED(FEATURE_ENET_BUFF_ALIGNMENT) uint8_t ethernet1_rxDataBuff0[ENET_RXBD_NUM0 *
    ENET_BUFF_ALIGN(1518U)];

enet_buffer_config_t ethernet1_buffConfig0 =
{
    ENET_RXBD_NUM0,
    ENET_TXBD_NUM0,
    &ethernet1_rxBuffDescrip0[0],
    &ethernet1_txBuffDescrip0[0],
    &ethernet1_rxDataBuff0[0]
};

uint8_t g_macAddr[6] = {0x11, 0x22, 0x33, 0x44, 0x55, 0x66};

ENET_DRV_Init(INST_ETHERNET1, &ethernet1_State, &ethernet1_InitConfig0, &ethernet1_buffConfig0
, g_macAddr);

/* ... */

ENET_DRV_Deinit(INST_ETHERNET1);

```

### Sending a frame

```

enet_buffer_t buff;
uint8_t data[8] = {0, 1, 2, 3, 4, 5, 6, 7};

buff.data = data;
buff.length = 8;

ENET_DRV_SendFrame(INST_ETHERNET1, &buff);

```

### Receiving a frame - polling method

```

enet_buffer_t buff;
status_t status;

for (;;)
{
    status = ENET_DRV_ReadFrame(INST_ETHERNET1, buff);
    if (status == STATUS_SUCCESS)
    {
        /* Process buff */

        /* buff is no longer needed, provide it to the driver in order to be
        used by the reception mechanism */
        ENET_DRV_ProvideRxBuff(&buff);
    }
}

```

### Receiving a frame - interrupt method

```

void rx_callback(uint8_t instance, enet_event_t event)
{
    if (event == ENET_RX_EVENT)
    {
        enet_buffer_t buff;

        status = ENET_DRV_ReadFrame(INST_ETHERNET1, buff);
        if (status == STATUS_SUCCESS)
        {
            /* Process buff */

            /* buff is no longer needed, provide it to the driver in order to be
            used by the reception mechanism */
            ENET_DRV_ProvideRxBuff(&buff);
        }
    }
}

int main(void)
{
    /* ... */
}

```

```

/* The ethernet1_InitConfig0 shall enable the receive interrupts and shall specify the callback - see
the
configuration example above */
ENET_DRV_Init(INST_ETHERNET1, &ethernet1_State, &ethernet1_InitConfig0, &
ethernet1_buffConfig0, g_macAddr);

/* ... */
}

```

## Data Structures

- struct [enet\\_buffer\\_t](#)  
Send/Receive buffer information for the user Implements : [enet\\_buffer\\_t\\_Class](#). [More...](#)
- struct [enet\\_buffer\\_config\\_t](#)  
Defines the ENET buffer descriptors ring configuration structure Implements : [enet\\_buffer\\_config\\_t\\_Class](#). [More...](#)
- struct [enet\\_config\\_t](#)  
Defines the ENET module configuration structure Implements : [enet\\_config\\_t\\_Class](#). [More...](#)
- struct [enet\\_state\\_t](#)  
Internal driver state structure Implements : [enet\\_state\\_t\\_Class](#). [More...](#)

## Macros

- #define [ENET\\_FRAME\\_MAX\\_FRAMELEN](#) 1518U  
Defines the maximum Ethernet frame size.
- #define [ENET\\_MIN\\_BUFFERSIZE](#) 64U  
ENET minimum buffer size.
- #define [ENET\\_BUFF\\_ALIGN](#)(x) (((uint32\_t)(x) + (FEATURE\_ENET\_BUFF\_ALIGNMENT - 1)) & ~(FEATURE\_ENET\_BUFF\_ALIGNMENT - 1))  
Definitions used for aligning the data buffers.
- #define [ENET\\_BUFF\\_IS\\_ALIGNED](#)(x) (((uint32\_t)(x) & ~(FEATURE\_ENET\_BUFF\_ALIGNMENT - 1)) != 0)
- #define [ENET\\_BUFFDESCR\\_ALIGN](#)(x) (((uint32\_t)(x) + (FEATURE\_ENET\_BUFFDESCR\_ALIGNMENT - 1)) & ~(FEATURE\_ENET\_BUFFDESCR\_ALIGNMENT - 1))  
Definitions used for aligning the buffer descriptors.
- #define [ENET\\_BUFFDESCR\\_IS\\_ALIGNED](#)(x) (((uint32\_t)(x) & ~(FEATURE\_ENET\_BUFFDESCR\_ALIGNMENT - 1)) != 0)

## Typedefs

- typedef void(\* [enet\\_callback\\_t](#)) (uint8\_t instance, [enet\\_event\\_t](#) event)  
Callback function invoked when one of the events in "enet\_event\_t" is encountered Implements : [enet\\_callback\\_t\\_Class](#).

## Enumerations

- enum [enet\\_mii\\_mode\\_t](#) { [ENET\\_MII\\_MODE](#) = 0U, [ENET\\_RMII\\_MODE](#) }  
Media Independent Interface mode selection Implements : [enet\\_mii\\_mode\\_t\\_Class](#).
- enum [enet\\_mii\\_speed\\_t](#) { [ENET\\_MII\\_SPEED\\_10M](#) = 0U, [ENET\\_MII\\_SPEED\\_100M](#) }  
Media Independent Interface speed selection Implements : [enet\\_mii\\_speed\\_t\\_Class](#).
- enum [enet\\_mii\\_duplex\\_t](#) { [ENET\\_MII\\_HALF\\_DUPLEX](#) = 0U, [ENET\\_MII\\_FULL\\_DUPLEX](#) }  
Media Independent Interface full-/half-duplex selection Implements : [enet\\_mii\\_duplex\\_t\\_Class](#).

- enum `enet_rx_special_config_t` {  
`ENET_RX_CONFIG_ENABLE_PAYLOAD_LEN_CHECK = 0x0001U`, `ENET_RX_CONFIG_STRIP_CRC_FIELD = 0x0002U`, `ENET_RX_CONFIG_FORWARD_PAUSE_FRAMES = 0x0004U`, `ENET_RX_CONFIG_REMOVE_PADDING = 0x0008U`,  
`ENET_RX_CONFIG_ENABLE_FLOW_CONTROL = 0x0010U`, `ENET_RX_CONFIG_REJECT_BROADCAST_FRAMES = 0x0020U`, `ENET_RX_CONFIG_ENABLE_PROMISCUOUS_MODE = 0x0040U`, `ENET_RX_CONFIG_ENABLE_MII_LOOPBACK = 0x0080U` }  
*Special receive control configurations Implements : enet\_rx\_special\_config\_t Class.*
- enum `enet_tx_special_config_t` { `ENET_TX_CONFIG_DISABLE_CRC_APPEND = 0x0001U`, `ENET_TX_CONFIG_ENABLE_MAC_ADDR_INSERTION = 0x0002U` }  
*Special transmit control configurations Implements : enet\_tx\_special\_config\_t Class.*
- enum `enet_interrupt_enable_t` {  
`ENET_BABR_INTERRUPT = ENET_EIR_BABR_MASK`, `ENET_BABT_INTERRUPT = ENET_EIR_BABT_MASK`, `ENET_GRACE_STOP_INTERRUPT = ENET_EIR_GRA_MASK`, `ENET_TX_FRAME_INTERRUPT = ENET_EIR_TXF_MASK`,  
`ENET_TX_BUFFER_INTERRUPT = ENET_EIR_TXB_MASK`, `ENET_RX_FRAME_INTERRUPT = ENET_EIR_RXF_MASK`, `ENET_RX_BUFFER_INTERRUPT = ENET_EIR_RXB_MASK`, `ENET_MII_INTERRUPT = ENET_EIR_MII_MASK`,  
`ENET_EBERR_INTERRUPT = ENET_EIR_EBERR_MASK`, `ENET_LATE_COLLISION_INTERRUPT = ENET_EIR_LC_MASK`, `ENET_RETRY_LIMIT_INTERRUPT = ENET_EIR_RL_MASK`, `ENET_UNDERRUN_INTERRUPT = ENET_EIR_UN_MASK`,  
`ENET_PAYLOAD_RX_INTERRUPT = ENET_EIR_PLR_MASK`, `ENET_WAKEUP_INTERRUPT = ENET_EIR_WAKEUP_MASK`, `ENET_TS_AVAIL_INTERRUPT = ENET_EIR_TS_AVAIL_MASK`, `ENET_TS_TIMER_INTERRUPT = ENET_EIR_TS_TIMER_MASK` }  
*Interrupt sources Implements : enet\_interrupt\_enable\_t Class.*
- enum `enet_tx_accelerator_t` { `ENET_TX_ACCEL_ENABLE_SHIFT16 = ENET_TACC_SHIFT16_MASK`, `ENET_TX_ACCEL_INSERT_IP_CHECKSUM = ENET_TACC_IPCHK_MASK`, `ENET_TX_ACCEL_INSERT_PROTO_CHECKSUM = ENET_TACC_PROCHK_MASK` }  
*Transmit accelerator configurations Implements : enet\_tx\_accelerator\_t Class.*
- enum `enet_rx_accelerator_t` {  
`ENET_RX_ACCEL_REMOVE_PAD = ENET_RACC_PADREM_MASK`, `ENET_RX_ACCEL_ENABLE_IP_CHECKSUM = ENET_RACC_IPDIS_MASK`, `ENET_RX_ACCEL_ENABLE_PROTO_CHECKSUM = ENET_RACC_PRODIS_MASK`, `ENET_RX_ACCEL_ENABLE_MAC_CHECK = ENET_RACC_LINEDIS_MASK`,  
`ENET_RX_ACCEL_ENABLE_SHIFT16 = ENET_RACC_SHIFT16_MASK` }  
*Receive accelerator configurations Implements : enet\_rx\_accelerator\_t Class.*
- enum `enet_event_t` { `ENET_RX_EVENT`, `ENET_TX_EVENT`, `ENET_ERR_EVENT`, `ENET_WAKE_UP_EVENT` }  
*Send/Receive internal buffer descriptor Implements : enet\_buffer\_descriptor\_t Class.*
- enum `enet_counter_t` {  
`ENET_CTR_RMON_T_DROP = 0U`, `ENET_CTR_RMON_T_PACKETS`, `ENET_CTR_RMON_T_BC_PKT`, `ENET_CTR_RMON_T_MC_PKT`,  
`ENET_CTR_RMON_T_CRC_ALIGN`, `ENET_CTR_RMON_T_UNDERSIZE`, `ENET_CTR_RMON_T_OVERRSIZE`, `ENET_CTR_RMON_T_FRAG`,  
`ENET_CTR_RMON_T_JAB`, `ENET_CTR_RMON_T_COL`, `ENET_CTR_RMON_T_P64`, `ENET_CTR_RMON_T_P65TO127`,  
`ENET_CTR_RMON_T_P128TO255`, `ENET_CTR_RMON_T_P256TO511`, `ENET_CTR_RMON_T_P512TO1023`, `ENET_CTR_RMON_T_P1024TO2047`,  
`ENET_CTR_RMON_T_P_GTE2048`, `ENET_CTR_RMON_T_OCTETS`, `ENET_CTR_IEEE_T_DROP`, `ENET_CTR_IEEE_T_FRAME_OK`,  
`ENET_CTR_IEEE_T_1COL`, `ENET_CTR_IEEE_T_MCOL`, `ENET_CTR_IEEE_T_DEF`, `ENET_CTR_IEEE_T_LCOL`,  
`ENET_CTR_IEEE_T_EXCOL`, `ENET_CTR_IEEE_T_MACERR`, `ENET_CTR_IEEE_T_CSERR`, `ENET_CTR_IEEE_T_SQE`,  
`ENET_CTR_IEEE_T_FDXFC`, `ENET_CTR_IEEE_T_OCTETS_OK = 29U`, `ENET_CTR_RMON_R_PACKETS = 33U`, `ENET_CTR_RMON_R_BC_PKT`,  
`ENET_CTR_RMON_R_MC_PKT`, `ENET_CTR_RMON_R_CRC_ALIGN`, `ENET_CTR_RMON_R_UNDERSIZE` }

```

SIZE, ENET_CTR_RMON_R_OVERSIZE,
ENET_CTR_RMON_R_FRAG, ENET_CTR_RMON_R_JAB, ENET_CTR_RMON_R_RESVD_0, ENET_C↔
TR_RMON_R_P64,
ENET_CTR_RMON_R_P65TO127, ENET_CTR_RMON_R_P128TO255, ENET_CTR_RMON_R_P256T↔
O511, ENET_CTR_RMON_R_P512TO1023,
ENET_CTR_RMON_R_P1024TO2047, ENET_CTR_RMON_R_P_GTE2048, ENET_CTR_RMON_R_OC↔
TETS, ENET_CTR_IEEE_R_DROP,
ENET_CTR_IEEE_R_FRAME_OK, ENET_CTR_IEEE_R_CRC, ENET_CTR_IEEE_R_ALIGN, ENET_CT↔
R_IEEE_R_MACERR,
ENET_CTR_IEEE_R_FDXFC, ENET_CTR_IEEE_R_OCTETS_OK }

```

*Statistics counters enumeration Implements : enet\_counter\_t Class.*

### Initialization and De-initialization

- void `ENET_DRV_GetDefaultConfig` (`enet_config_t *config`)  
*Gets the default configuration structure.*
- void `ENET_DRV_Init` (`uint8_t instance`, `enet_state_t *state`, `const enet_config_t *config`, `const enet_buffer↔  
_config_t *bufferConfig`, `uint8_t *macAddr`)  
*Initializes the ENET module.*
- void `ENET_DRV_Deinit` (`uint8_t instance`)  
*Deinitializes the ENET module.*

### Transmission and reception operations

- `status_t ENET_DRV_ReadFrame` (`uint8_t instance`, `enet_buffer_t *buff`)  
*Reads a received Ethernet frame.*
- void `ENET_DRV_ProvideRxBuff` (`uint8_t instance`, `enet_buffer_t *buff`)  
*Provides a receive buffer to be used by the driver for reception.*
- `status_t ENET_DRV_SendFrame` (`uint8_t instance`, `enet_buffer_t *buff`)  
*Sends an Ethernet frame.*
- `status_t ENET_DRV_GetTransmitStatus` (`uint8_t instance`, `enet_buffer_t *buff`)  
*Checks if the transmission of a buffer is complete.*

### MDIO configuration and operation

- void `ENET_DRV_EnableMDIO` (`uint8_t instance`, `bool miiPreambleDisabled`)  
*Enables the MDIO interface.*
- `status_t ENET_DRV_MDIORead` (`uint8_t instance`, `uint8_t phyAddr`, `uint8_t phyReg`, `uint16_t *data`, `uint32↔  
_t timeoutMs`)  
*Reads the selected register of the PHY.*
- `status_t ENET_DRV_MDIOWrite` (`uint8_t instance`, `uint8_t phyAddr`, `uint8_t phyReg`, `uint16_t data`, `uint32↔  
_t timeoutMs`)  
*Writes the selected register of the PHY.*

### MAC Address configuration

- void `ENET_DRV_SetMacAddr` (`uint8_t instance`, `uint8_t *macAddr`)  
*Configures the physical address of the MAC.*
- void `ENET_DRV_GetMacAddr` (`uint8_t instance`, `uint8_t *macAddr`)  
*Gets the physical address of the MAC.*
- void `ENET_DRV_SetUnicastForward` (`uint8_t instance`, `uint8_t *macAddr`, `bool enable`)  
*Enables/Disables forwarding of unicast traffic having a specific MAC address as destination.*

- void [ENET\\_DRV\\_SetMulticastForward](#) (uint8\_t instance, uint8\_t \*macAddr, bool enable)  
*Enables/Disables forwarding of multicast traffic having a specific MAC address as destination.*
- void [ENET\\_DRV\\_SetMulticastForwardAll](#) (uint8\_t instance, bool enable)  
*Enables/Disables forwarding of the multicast traffic, irrespective of the destination MAC address.*

#### Other basic operations

- void [ENET\\_DRV\\_SetSleepMode](#) (uint8\_t instance, bool enable)  
*Sets the MAC in sleep mode or normal mode.*
- void [ENET\\_DRV\\_ConfigCounters](#) (uint8\_t instance, bool enable)  
*Enables/Disables the MIB counters.*
- uint32\_t [ENET\\_DRV\\_GetCounter](#) (uint8\_t instance, [enet\\_counter\\_t](#) counter)  
*Gets statistics from the specified counter.*

### 14.23.2 Data Structure Documentation

#### 14.23.2.1 struct enet\_buffer\_t

Send/Receive buffer information for the user Implements : [enet\\_buffer\\_t\\_Class](#).

Definition at line 177 of file [enet\\_driver.h](#).

#### Data Fields

- uint8\_t \* [data](#)
- uint16\_t [length](#)

#### Field Documentation

##### 14.23.2.1.1 uint8\_t\* data

Definition at line 179 of file [enet\\_driver.h](#).

##### 14.23.2.1.2 uint16\_t length

Definition at line 180 of file [enet\\_driver.h](#).

#### 14.23.2.2 struct enet\_buffer\_config\_t

Defines the ENET buffer descriptors ring configuration structure Implements : [enet\\_buffer\\_config\\_t\\_Class](#).

Definition at line 227 of file [enet\\_driver.h](#).

#### Data Fields

- uint16\_t [rxRingSize](#)
- uint16\_t [txRingSize](#)
- [enet\\_buffer\\_descriptor\\_t](#) \* [rxRingAligned](#)
- [enet\\_buffer\\_descriptor\\_t](#) \* [txRingAligned](#)
- uint8\_t \* [rxBufferAligned](#)

#### Field Documentation

##### 14.23.2.2.1 uint8\_t\* rxBufferAligned

Receive data buffers start address.

Definition at line 233 of file [enet\\_driver.h](#).

#### 14.23.2.2.2 `enet_buffer_descriptor_t*` `rxRingAligned`

Aligned receive buffer descriptor ring start address.

Definition at line 231 of file `enet_driver.h`.

#### 14.23.2.2.3 `uint16_t` `rxRingSize`

Receive buffer descriptors number.

Definition at line 229 of file `enet_driver.h`.

#### 14.23.2.2.4 `enet_buffer_descriptor_t*` `txRingAligned`

Aligned transmit buffer descriptor ring start address.

Definition at line 232 of file `enet_driver.h`.

#### 14.23.2.2.5 `uint16_t` `txRingSize`

Transmit buffer descriptors number.

Definition at line 230 of file `enet_driver.h`.

#### 14.23.2.3 `struct enet_config_t`

Defines the ENET module configuration structure Implements : `enet_config_t_Class`.

Definition at line 240 of file `enet_driver.h`.

#### Data Fields

- `uint8_t rxAccelerConfig`
- `uint8_t txAccelerConfig`
- `uint16_t maxFrameLen`
- `uint32_t interrupt`
- `enet_mii_mode_t miiMode`
- `enet_mii_speed_t miiSpeed`
- `enet_mii_duplex_t miiDuplex`
- `uint32_t rxConfig`
- `uint32_t txConfig`
- `enet_callback_t callback`

#### Field Documentation

##### 14.23.2.3.1 `enet_callback_t` `callback`

Definition at line 256 of file `enet_driver.h`.

##### 14.23.2.3.2 `uint32_t` `interrupt`

MAC interrupt source. A logical OR of "`enet_interrupt_enable_t`".

Definition at line 247 of file `enet_driver.h`.

##### 14.23.2.3.3 `uint16_t` `maxFrameLen`

Maximum frame length.

Definition at line 246 of file `enet_driver.h`.

##### 14.23.2.3.4 `enet_mii_duplex_t` `miiDuplex`

MII duplex.

Definition at line 251 of file enet\_driver.h.

#### 14.23.2.3.5 `enet_mii_mode_t` miiMode

MII mode.

Definition at line 249 of file enet\_driver.h.

#### 14.23.2.3.6 `enet_mii_speed_t` miiSpeed

MII Speed.

Definition at line 250 of file enet\_driver.h.

#### 14.23.2.3.7 `uint8_t` rxAccelerConfig

Receive accelerator, A logical OR of "enet\_rx\_accelerator\_t".

Definition at line 243 of file enet\_driver.h.

#### 14.23.2.3.8 `uint32_t` rxConfig

MAC receive special configuration. A logical OR of "enet\_rx\_special\_config\_t".

Definition at line 253 of file enet\_driver.h.

#### 14.23.2.3.9 `uint8_t` txAccelerConfig

Transmit accelerator, A logical OR of "enet\_tx\_accelerator\_t".

Definition at line 244 of file enet\_driver.h.

#### 14.23.2.3.10 `uint32_t` txConfig

MAC transmit special configuration. A logical OR of "enet\_tx\_special\_config\_t".

Definition at line 254 of file enet\_driver.h.

#### 14.23.2.4 `struct enet_state_t`

Internal driver state structure Implements : `enet_state_t_Class`.

Definition at line 263 of file enet\_driver.h.

##### Data Fields

- `enet_buffer_descriptor_t * rxBdBase`
- `enet_buffer_descriptor_t * rxBdCurrent`
- `enet_buffer_descriptor_t * rxBdAlloc`
- `enet_buffer_descriptor_t * txBdBase`
- `enet_buffer_descriptor_t * txBdCurrent`
- `enet_callback_t callback`

##### Field Documentation

#### 14.23.2.4.1 `enet_callback_t` callback

Callback function.

Definition at line 270 of file enet\_driver.h.

#### 14.23.2.4.2 `enet_buffer_descriptor_t*` rxBdAlloc

Pointer used for enqueueing Rx buffers provided using `ENET_DRV_ProvideRxBuff`.

Definition at line 267 of file enet\_driver.h.

**14.23.2.4.3 enet\_buffer\_descriptor\_t\* rxBdBase**

Receive buffer descriptor base address pointer.

Definition at line 265 of file enet\_driver.h.

**14.23.2.4.4 enet\_buffer\_descriptor\_t\* rxBdCurrent**

The current available receive buffer descriptor pointer.

Definition at line 266 of file enet\_driver.h.

**14.23.2.4.5 enet\_buffer\_descriptor\_t\* txBdBase**

Transmit buffer descriptor base address pointer.

Definition at line 268 of file enet\_driver.h.

**14.23.2.4.6 enet\_buffer\_descriptor\_t\* txBdCurrent**

The current available transmit buffer descriptor pointer.

Definition at line 269 of file enet\_driver.h.

**14.23.3 Macro Definition Documentation**

**14.23.3.1 #define ENET\_BUFF\_ALIGN( x ) (((uint32\_t)x) + (FEATURE\_ENET\_BUFF\_ALIGNMENT - 1)) & ~((FEATURE\_ENET\_BUFF\_ALIGNMENT - 1))**

Definitions used for aligning the data buffers.

Definition at line 45 of file enet\_driver.h.

**14.23.3.2 #define ENET\_BUFF\_IS\_ALIGNED( x ) (((uint32\_t)x) & ~((FEATURE\_ENET\_BUFF\_ALIGNMENT - 1)) != 0)**

Definition at line 46 of file enet\_driver.h.

**14.23.3.3 #define ENET\_BUFFDESCR\_ALIGN( x ) (((uint32\_t)x) + (FEATURE\_ENET\_BUFFDESCR\_ALIGNMENT - 1)) & ~((FEATURE\_ENET\_BUFFDESCR\_ALIGNMENT - 1))**

Definitions used for aligning the buffer descriptors.

Definition at line 49 of file enet\_driver.h.

**14.23.3.4 #define ENET\_BUFFDESCR\_IS\_ALIGNED( x ) (((uint32\_t)x) & ~((FEATURE\_ENET\_BUFFDESCR\_ALIGNMENT - 1)) != 0)**

Definition at line 50 of file enet\_driver.h.

**14.23.3.5 #define ENET\_FRAME\_MAX\_FRAMELEN 1518U**

Defines the maximum Ethernet frame size.

Definition at line 40 of file enet\_driver.h.

**14.23.3.6 #define ENET\_MIN\_BUFFERSIZE 64U**

ENET minimum buffer size.

Definition at line 42 of file enet\_driver.h.

**14.23.4 Typedef Documentation**

14.23.4.1 typedef void(\* enet\_callback\_t)(uint8\_t instance, enet\_event\_t event)

Callback function invoked when one of the events in "enet\_event\_t" is encountered Implements : enet\_callback\_t↔\_Class.

Definition at line 221 of file enet\_driver.h.

14.23.5 Enumeration Type Documentation

14.23.5.1 enum enet\_counter\_t

Statistics counters enumeration Implements : enet\_counter\_t\_Class.

Enumerator

**ENET\_CTR\_RMON\_T\_DROP**  
**ENET\_CTR\_RMON\_T\_PACKETS**  
**ENET\_CTR\_RMON\_T\_BC\_PKT**  
**ENET\_CTR\_RMON\_T\_MC\_PKT**  
**ENET\_CTR\_RMON\_T\_CRC\_ALIGN**  
**ENET\_CTR\_RMON\_T\_UNDERSIZE**  
**ENET\_CTR\_RMON\_T\_OVERSIZE**  
**ENET\_CTR\_RMON\_T\_FRAG**  
**ENET\_CTR\_RMON\_T\_JAB**  
**ENET\_CTR\_RMON\_T\_COL**  
**ENET\_CTR\_RMON\_T\_P64**  
**ENET\_CTR\_RMON\_T\_P65TO127**  
**ENET\_CTR\_RMON\_T\_P128TO255**  
**ENET\_CTR\_RMON\_T\_P256TO511**  
**ENET\_CTR\_RMON\_T\_P512TO1023**  
**ENET\_CTR\_RMON\_T\_P1024TO2047**  
**ENET\_CTR\_RMON\_T\_P\_GTE2048**  
**ENET\_CTR\_RMON\_T\_OCTETS**  
**ENET\_CTR\_IEEE\_T\_DROP**  
**ENET\_CTR\_IEEE\_T\_FRAME\_OK**  
**ENET\_CTR\_IEEE\_T\_1COL**  
**ENET\_CTR\_IEEE\_T\_MCOL**  
**ENET\_CTR\_IEEE\_T\_DEF**  
**ENET\_CTR\_IEEE\_T\_LCOL**  
**ENET\_CTR\_IEEE\_T\_EXCOL**  
**ENET\_CTR\_IEEE\_T\_MACERR**  
**ENET\_CTR\_IEEE\_T\_CSERR**  
**ENET\_CTR\_IEEE\_T\_SQE**  
**ENET\_CTR\_IEEE\_T\_FDXFC**  
**ENET\_CTR\_IEEE\_T\_OCTETS\_OK**  
**ENET\_CTR\_RMON\_R\_PACKETS**  
**ENET\_CTR\_RMON\_R\_BC\_PKT**  
**ENET\_CTR\_RMON\_R\_MC\_PKT**  
**ENET\_CTR\_RMON\_R\_CRC\_ALIGN**

***ENET\_CTR\_RMON\_R\_UNDERSIZE***  
***ENET\_CTR\_RMON\_R\_OVERSIZE***  
***ENET\_CTR\_RMON\_R\_FRAG***  
***ENET\_CTR\_RMON\_R\_JAB***  
***ENET\_CTR\_RMON\_R\_RESVD\_0***  
***ENET\_CTR\_RMON\_R\_P64***  
***ENET\_CTR\_RMON\_R\_P65TO127***  
***ENET\_CTR\_RMON\_R\_P128TO255***  
***ENET\_CTR\_RMON\_R\_P256TO511***  
***ENET\_CTR\_RMON\_R\_P512TO1023***  
***ENET\_CTR\_RMON\_R\_P1024TO2047***  
***ENET\_CTR\_RMON\_R\_P\_GTE2048***  
***ENET\_CTR\_RMON\_R\_OCTETS***  
***ENET\_CTR\_IEEE\_R\_DROP***  
***ENET\_CTR\_IEEE\_R\_FRAME\_OK***  
***ENET\_CTR\_IEEE\_R\_CRC***  
***ENET\_CTR\_IEEE\_R\_ALIGN***  
***ENET\_CTR\_IEEE\_R\_MACERR***  
***ENET\_CTR\_IEEE\_R\_FDXFC***  
***ENET\_CTR\_IEEE\_R\_OCTETS\_OK***

Definition at line 277 of file enet\_driver.h.

#### 14.23.5.2 enum enet\_event\_t

Send/Receive internal buffer descriptor Implements : enet\_buffer\_descriptor\_t\_Class.

Event specifier for the callback function Implements : enet\_event\_t\_Class

#### Enumerator

***ENET\_RX\_EVENT***  
***ENET\_TX\_EVENT***  
***ENET\_ERR\_EVENT***  
***ENET\_WAKE\_UP\_EVENT***

Definition at line 209 of file enet\_driver.h.

#### 14.23.5.3 enum enet\_interrupt\_enable\_t

Interrupt sources Implements : enet\_interrupt\_enable\_t\_Class.

#### Enumerator

***ENET\_BABR\_INTERRUPT***  
***ENET\_BABT\_INTERRUPT***  
***ENET\_GRACE\_STOP\_INTERRUPT***  
***ENET\_TX\_FRAME\_INTERRUPT***  
***ENET\_TX\_BUFFER\_INTERRUPT***  
***ENET\_RX\_FRAME\_INTERRUPT***  
***ENET\_RX\_BUFFER\_INTERRUPT***

**ENET\_MII\_INTERRUPT**  
**ENET\_EBERR\_INTERRUPT**  
**ENET\_LATE\_COLLISION\_INTERRUPT**  
**ENET\_RETRY\_LIMIT\_INTERRUPT**  
**ENET\_UNDERRUN\_INTERRUPT**  
**ENET\_PAYLOAD\_RX\_INTERRUPT**  
**ENET\_WAKEUP\_INTERRUPT**  
**ENET\_TS\_AVAIL\_INTERRUPT**  
**ENET\_TS\_TIMER\_INTERRUPT**

Definition at line 112 of file enet\_driver.h.

#### 14.23.5.4 enum enet\_mii\_duplex\_t

Media Independent Interface full-/half-duplex selection Implements : enet\_mii\_duplex\_t\_Class.

Enumerator

**ENET\_MII\_HALF\_DUPLEX** Half-duplex mode.  
**ENET\_MII\_FULL\_DUPLEX** Full-duplex mode.

Definition at line 76 of file enet\_driver.h.

#### 14.23.5.5 enum enet\_mii\_mode\_t

Media Independent Interface mode selection Implements : enet\_mii\_mode\_t\_Class.

Enumerator

**ENET\_MII\_MODE** MII mode for data interface.  
**ENET\_RMII\_MODE** RMII mode for data interface.

Definition at line 56 of file enet\_driver.h.

#### 14.23.5.6 enum enet\_mii\_speed\_t

Media Independent Interface speed selection Implements : enet\_mii\_speed\_t\_Class.

Enumerator

**ENET\_MII\_SPEED\_10M** Speed 10 Mbps.  
**ENET\_MII\_SPEED\_100M** Speed 100 Mbps.

Definition at line 66 of file enet\_driver.h.

#### 14.23.5.7 enum enet\_rx\_accelerator\_t

Receive accelerator configurations Implements : enet\_rx\_accelerator\_t\_Class.

Enumerator

**ENET\_RX\_ACCEL\_REMOVE\_PAD**  
**ENET\_RX\_ACCEL\_ENABLE\_IP\_CHECK**  
**ENET\_RX\_ACCEL\_ENABLE\_PROTO\_CHECK**  
**ENET\_RX\_ACCEL\_ENABLE\_MAC\_CHECK**  
**ENET\_RX\_ACCEL\_ENABLE\_SHIFT16**

Definition at line 164 of file enet\_driver.h.

## 14.23.5.8 enum enet\_rx\_special\_config\_t

Special receive control configurations Implements : enet\_rx\_special\_config\_t\_Class.

## Enumerator

**ENET\_RX\_CONFIG\_ENABLE\_PAYLOAD\_LEN\_CHECK**  
**ENET\_RX\_CONFIG\_STRIP\_CRC\_FIELD**  
**ENET\_RX\_CONFIG\_FORWARD\_PAUSE\_FRAMES**  
**ENET\_RX\_CONFIG\_REMOVE\_PADDING**  
**ENET\_RX\_CONFIG\_ENABLE\_FLOW\_CONTROL**  
**ENET\_RX\_CONFIG\_REJECT\_BROADCAST\_FRAMES**  
**ENET\_RX\_CONFIG\_ENABLE\_PROMISCUOUS\_MODE**  
**ENET\_RX\_CONFIG\_ENABLE\_MII\_LOOPBACK**

Definition at line 86 of file enet\_driver.h.

## 14.23.5.9 enum enet\_tx\_accelerator\_t

Transmit accelerator configurations Implements : enet\_tx\_accelerator\_t\_Class.

## Enumerator

**ENET\_TX\_ACCEL\_ENABLE\_SHIFT16**  
**ENET\_TX\_ACCEL\_INSERT\_IP\_CHECKSUM**  
**ENET\_TX\_ACCEL\_INSERT\_PROTO\_CHECKSUM**

Definition at line 153 of file enet\_driver.h.

## 14.23.5.10 enum enet\_tx\_special\_config\_t

Special transmit control configurations Implements : enet\_tx\_special\_config\_t\_Class.

## Enumerator

**ENET\_TX\_CONFIG\_DISABLE\_CRC\_APPEND**  
**ENET\_TX\_CONFIG\_ENABLE\_MAC\_ADDR\_INSERTION**

Definition at line 102 of file enet\_driver.h.

## 14.23.6 Function Documentation

## 14.23.6.1 void ENET\_DRV\_ConfigCounters ( uint8\_t instance, bool enable )

Enables/Disables the MIB counters.

Note: When enabling the counters, their values are reset.

## Parameters

in	<i>instance</i>	Instance number
in	<i>enable</i>	Enable/Disable MIB counters

Definition at line 737 of file enet\_driver.c.

## 14.23.6.2 void ENET\_DRV\_Deinit ( uint8\_t instance )

Deinitializes the ENET module.

This function disables the interrupts and then disables the ENET module.

## Parameters

in	<i>instance</i>	Instance number
----	-----------------	-----------------

Definition at line 225 of file enet\_driver.c.

14.23.6.3 void ENET\_DRV\_EnableMDIO ( uint8\_t *instance*, bool *miiPreambleDisabled* )

Enables the MDIO interface.

## Parameters

in	<i>instance</i>	Instance number
in	<i>miiPreambleDisabled</i>	Enables/disables prepending a preamble to the MII management frame.

Definition at line 444 of file enet\_driver.c.

14.23.6.4 uint32\_t ENET\_DRV\_GetCounter ( uint8\_t *instance*, enet\_counter\_t *counter* )

Gets statistics from the specified counter.

## Parameters

in	<i>instance</i>	Instance number
in	<i>counter</i>	The counter to be read

## Returns

The value of the requested counter

Definition at line 768 of file enet\_driver.c.

14.23.6.5 void ENET\_DRV\_GetDefaultConfig ( enet\_config\_t \* *config* )

Gets the default configuration structure.

This function gets the default configuration structure, with the following settings:

- no interrupt enabled
- maximum receive frame length equal to the maximum Ethernet frame length
- no special receive/transmit control configuration
- no acceleration function enabled
- RMII mode, full-duplex, 100Mbps for MAC and PHY data interface
- no callback installed

## Parameters

out	<i>config</i>	The configuration structure
-----	---------------	-----------------------------

Definition at line 113 of file enet\_driver.c.

14.23.6.6 void ENET\_DRV\_GetMacAddr ( uint8\_t *instance*, uint8\_t \* *macAddr* )

Gets the physical address of the MAC.

**Parameters**

in	<i>instance</i>	Instance number
out	<i>macAddr</i>	The physical address of the MAC

Definition at line 589 of file enet\_driver.c.

**14.23.6.7** `status_t ENET_DRV_GetTransmitStatus ( uint8_t instance, enet_buffer_t * buff )`

Checks if the transmission of a buffer is complete.

This function checks if the transmission of the given buffer is complete.

**Parameters**

in	<i>instance</i>	Instance number
in	<i>buff</i>	The transmit buffer for which the status shall be checked

**Returns**

STATUS\_BUSY if the frame is still enqueued for transmission, STATUS\_SUCCESS otherwise.

Definition at line 358 of file enet\_driver.c.

**14.23.6.8** `void ENET_DRV_Init ( uint8_t instance, enet_state_t * state, const enet_config_t * config, const enet_buffer_config_t * bufferConfig, uint8_t * macAddr )`

Initializes the ENET module.

This function initializes and enables the ENET module, configuring receive and transmit control settings, the receive and transmit descriptors rings, and the MAC physical address.

**Parameters**

in	<i>instance</i>	Instance number
in	<i>state</i>	Pointer to the state structure which will be used for holding the internal state of the driver.
in	<i>config</i>	The module configuration structure
in	<i>bufferConfig</i>	The buffer descriptors configuration structure
in	<i>macAddr</i>	The physical address of the MAC

Definition at line 147 of file enet\_driver.c.

**14.23.6.9** `status_t ENET_DRV_MDIORead ( uint8_t instance, uint8_t phyAddr, uint8_t phyReg, uint16_t * data, uint32_t timeoutMs )`

Reads the selected register of the PHY.

**Parameters**

in	<i>instance</i>	Instance number
in	<i>phyAddr</i>	PHY device address
in	<i>phyReg</i>	PHY register address
out	<i>data</i>	Data read from the PHY
in	<i>timeoutMs</i>	Timeout for the read operation (in milliseconds)

Definition at line 515 of file enet\_driver.c.

**14.23.6.10** `status_t ENET_DRV_MDIOWrite ( uint8_t instance, uint8_t phyAddr, uint8_t phyReg, uint16_t data, uint32_t timeoutMs )`

Writes the selected register of the PHY.

**Parameters**

in	<i>instance</i>	Instance number
in	<i>phyAddr</i>	PHY device address
in	<i>phyReg</i>	PHY register address
in	<i>data</i>	Data to be written in the specified register of the PHY
in	<i>timeoutMs</i>	Timeout for the write operation (in milliseconds)

Definition at line 473 of file enet\_driver.c.

#### 14.23.6.11 void ENET\_DRV\_ProvideRxBuff ( uint8\_t instance, enet\_buffer\_t \* buff )

Provides a receive buffer to be used by the driver for reception.

This function provides a buffer which can further be used by the reception mechanism in order to store the received data.

Note: The application can either provide a buffer previously obtained in a ENET\_DRV\_ReadFrame call (when it is no longer needed after being fully processed), or allocate a new buffer, pointing to a memory area having the required alignment (see FEATURE\_ENET\_BUFF\_ALIGNMENT). The former approach is recommended as it has a simpler usage model and re-uses the same initial memory range for the entire driver lifetime operation. The later approach could provide more flexibility, but since it involves constant memory free/alloc operations it is only recommended with an efficient pool-based memory allocator.

Important: The driver does not ensure synchronization between different threads trying to provide a buffer at the same time. This synchronization shall be implemented by the application.

Important: The application is responsible for providing one Rx buffer for every frame it receives, otherwise the reception ring can fill-up, affecting further reception.

Usage example:

```
stat = ENET_DRV_ReadFrame(INST_ETHERNET1, &rxBuff);
if (stat == STATUS_SUCCESS) { process_buffer(&rxBuff); ENET_DRV_ProvideRxBuff(INST_ETHERNET1, &rxBuff); }
```

**Parameters**

in	<i>instance</i>	Instance number
in	<i>buff</i>	The buffer to be added to the reception ring

Definition at line 400 of file enet\_driver.c.

#### 14.23.6.12 status\_t ENET\_DRV\_ReadFrame ( uint8\_t instance, enet\_buffer\_t \* buff )

Reads a received Ethernet frame.

This function reads the first received Ethernet frame in the Rx queue. The buffer received as parameter will be updated by the driver and the .data field will point to a memory area containing the frame data.

Note: Once the application finished processing the buffer, it could be reused by the driver for further receptions by invoking ENET\_DRV\_ProvideRxBuff.

Important: The driver does not ensure synchronization between different threads trying to read a frame at the same time. This synchronization shall be implemented by the application.

**Parameters**

in	<i>instance</i>	Instance number
out	<i>buff</i>	The buffer containing the frame

**Returns**

STATUS\_SUCCESS if a frame was successfully read, STATUS\_ENET\_RX\_QUEUE\_EMPTY if there is no available frame in the queue.

Definition at line 261 of file enet\_driver.c.

14.23.6.13 `status_t ENET_DRV_SendFrame ( uint8_t instance, enet_buffer_t * buff )`

Sends an Ethernet frame.

This function sends an Ethernet frame, contained in the buffer received as parameter.

Note: Since the transmission of the frame is not complete when this function returns, the application must not change/alter/re-use the provided buffer until after a call to ENET\_DRV\_GetTransmitStatus for the same buffer returns STATUS\_SUCCESS.

Important: The driver does not ensure synchronization between different threads trying to send a frame at the same time. This synchronization shall be implemented by the application.

**Parameters**

in	<i>instance</i>	Instance number
in	<i>buff</i>	The buffer containing the frame

**Returns**

STATUS\_SUCCESS if the frame was successfully enqueued for transmission, STATUS\_ENET\_TX\_QUEUE\_FULL if there is no available space for the frame in the queue.

Definition at line 306 of file enet\_driver.c.

14.23.6.14 `void ENET_DRV_SetMacAddr ( uint8_t instance, uint8_t * macAddr )`

Configures the physical address of the MAC.

**Parameters**

in	<i>instance</i>	Instance number
in	<i>macAddr</i>	The MAC address to be configured

Definition at line 558 of file enet\_driver.c.

14.23.6.15 `void ENET_DRV_SetMulticastForward ( uint8_t instance, uint8_t * macAddr, bool enable )`

Enables/Disables forwarding of multicast traffic having a specific MAC address as destination.

**Parameters**

in	<i>instance</i>	Instance number
in	<i>macAddr</i>	The physical address
in	<i>enable</i>	If true, the application will receive all the multicast traffic having as destination address the provided MAC address; if false, stop forwarding this kind of traffic

Definition at line 652 of file enet\_driver.c.

14.23.6.16 `void ENET_DRV_SetMulticastForwardAll ( uint8_t instance, bool enable )`

Enables/Disables forwarding of the multicast traffic, irrespective of the destination MAC address.

## Parameters

<i>in</i>	<i>instance</i>	Instance number
<i>in</i>	<i>enable</i>	If true, the application will receive all the multicast traffic; if false, stop forwarding this kind of traffic

Definition at line 683 of file enet\_driver.c.

14.23.6.17 void ENET\_DRV\_SetSleepMode ( uint8\_t *instance*, bool *enable* )

Sets the MAC in sleep mode or normal mode.

## Parameters

<i>in</i>	<i>instance</i>	Instance number
<i>in</i>	<i>enable</i>	If true, set MAC in sleep mode; if false, set MAC in normal mode

Definition at line 711 of file enet\_driver.c.

14.23.6.18 void ENET\_DRV\_SetUnicastForward ( uint8\_t *instance*, uint8\_t \* *macAddr*, bool *enable* )

Enables/Disables forwarding of unicast traffic having a specific MAC address as destination.

## Parameters

<i>in</i>	<i>instance</i>	Instance number
<i>in</i>	<i>macAddr</i>	The physical address
<i>in</i>	<i>enable</i>	If true, the application will receive all the unicast traffic having as destination address the provided MAC address; if false, stop forwarding this kind of traffic

Definition at line 621 of file enet\_driver.c.

## 14.24 ERM Driver

### 14.24.1 Detailed Description

Error Reporting Module Peripheral Driver.

This section describes the programming interface of the ERM driver.

#### Data Structures

- struct [erm\\_interrupt\\_config\\_t](#)  
*ERM interrupt notification configuration structure Implements : erm\_interrupt\_config\_t\_Class. [More...](#)*
- struct [erm\\_user\\_config\\_t](#)  
*ERM user configuration structure Implements : erm\_user\_config\_t\_Class. [More...](#)*

#### Enumerations

- enum [erm\\_ecc\\_event\\_t](#) { [ERM\\_EVENT\\_NONE](#) = 0U, [ERM\\_EVENT\\_SINGLE\\_BIT](#) = 1U, [ERM\\_EVENT\\_NON\\_CORRECTABLE](#) = 2U }  
*ERM types of ECC events Implements : erm\_ecc\_event\_t\_Class.*

#### ERM DRIVER API

- void [ERM\\_DRV\\_Init](#) (uint32\_t instance, uint8\_t channelCnt, const [erm\\_user\\_config\\_t](#) \*userConfigArr)  
*Initializes the ERM module.*
- void [ERM\\_DRV\\_Deinit](#) (uint32\_t instance)  
*Sets the default configuration.*
- void [ERM\\_DRV\\_SetInterruptConfig](#) (uint32\_t instance, uint8\_t channel, [erm\\_interrupt\\_config\\_t](#) interruptCfg)  
*Sets interrupt notification.*
- void [ERM\\_DRV\\_GetInterruptConfig](#) (uint32\_t instance, uint8\_t channel, [erm\\_interrupt\\_config\\_t](#) \*const interruptPtr)  
*Gets interrupt notification.*
- void [ERM\\_DRV\\_ClearEvent](#) (uint32\_t instance, uint8\_t channel, [erm\\_ecc\\_event\\_t](#) eccEvent)  
*Clears error event and the corresponding interrupt notification.*
- [erm\\_ecc\\_event\\_t](#) [ERM\\_DRV\\_GetErrorDetail](#) (uint32\_t instance, uint8\_t channel, uint32\_t \*addressPtr)  
*Gets the address of the last ECC event in Memory n and ECC event.*

### 14.24.2 Data Structure Documentation

#### 14.24.2.1 struct erm\_interrupt\_config\_t

ERM interrupt notification configuration structure Implements : erm\_interrupt\_config\_t\_Class.

Definition at line 56 of file erm\_driver.h.

#### Data Fields

- bool [enableSingleCorrection](#)
- bool [enableNonCorrectable](#)

#### Field Documentation

##### 14.24.2.1.1 bool enableNonCorrectable

Enable Non-Correctable Interrupt Notification

Definition at line 59 of file erm\_driver.h.

## 14.24.2.1.2 bool enableSingleCorrection

Enable Single Correction Interrupt Notification

Definition at line 58 of file erm\_driver.h.

## 14.24.2.2 struct erm\_user\_config\_t

ERM user configuration structure Implements : erm\_user\_config\_t\_Class.

Definition at line 66 of file erm\_driver.h.

## Data Fields

- uint8\_t channel
- const erm\_interrupt\_config\_t \* interruptCfg

## Field Documentation

## 14.24.2.2.1 uint8\_t channel

The channel assignments

Definition at line 68 of file erm\_driver.h.

## 14.24.2.2.2 const erm\_interrupt\_config\_t\* interruptCfg

Interrupt configuration

Definition at line 69 of file erm\_driver.h.

## 14.24.3 Enumeration Type Documentation

## 14.24.3.1 enum erm\_ecc\_event\_t

ERM types of ECC events Implements : erm\_ecc\_event\_t\_Class.

## Enumerator

**ERM\_EVENT\_NONE** None events

**ERM\_EVENT\_SINGLE\_BIT** Single-bit correction ECC events

**ERM\_EVENT\_NON\_CORRECTABLE** Non-correctable ECC events

Definition at line 45 of file erm\_driver.h.

## 14.24.4 Function Documentation

## 14.24.4.1 void ERM\_DRV\_ClearEvent ( uint32\_t instance, uint8\_t channel, erm\_ecc\_event\_t eccEvent )

Clears error event and the corresponding interrupt notification.

This function clears the record of an event. If the corresponding interrupt is enabled, the interrupt notification will be cleared

## Parameters

<i>in</i>	<i>instance</i>	The ERM instance number
-----------	-----------------	-------------------------

in	<i>channel</i>	The configured memory channel
in	<i>eccEvent</i>	The types of ECC events

Definition at line 145 of file erm\_driver.c.

#### 14.24.4.2 void ERM\_DRV\_Deinit ( uint32\_t instance )

Sets the default configuration.

This function sets the default configuration

##### Parameters

in	<i>instance</i>	The ERM instance number
----	-----------------	-------------------------

Definition at line 85 of file erm\_driver.c.

#### 14.24.4.3 erm\_ecc\_event\_t ERM\_DRV\_GetErrorDetail ( uint32\_t instance, uint8\_t channel, uint32\_t \* addressPtr )

Gets the address of the last ECC event in Memory n and ECC event.

This function gets the address of the last ECC event in Memory n and the types of the event

##### Parameters

in	<i>instance</i>	The ERM instance number
in	<i>channel</i>	The examined memory channel
out	<i>addressPtr</i>	The pointer to address of the last ECC event in Memory n with ECC event

##### Returns

The last occurred ECC event

Definition at line 177 of file erm\_driver.c.

#### 14.24.4.4 void ERM\_DRV\_GetInterruptConfig ( uint32\_t instance, uint8\_t channel, erm\_interrupt\_config\_t \*const interruptPtr )

Gets interrupt notification.

This function gets the current interrupt configuration of the available events (which interrupts are enabled/disabled)

##### Parameters

in	<i>instance</i>	The ERM instance number
in	<i>channel</i>	The examined memory channel
out	<i>interruptPtr</i>	The pointer to the ERM interrupt configuration structure

Definition at line 123 of file erm\_driver.c.

#### 14.24.4.5 void ERM\_DRV\_Init ( uint32\_t instance, uint8\_t channelCnt, const erm\_user\_config\_t \* userConfigArr )

Initializes the ERM module.

This function initializes ERM driver based on user configuration input, channelCnt takes values between 1 and the maximum channel count supported by the hardware

##### Parameters

in	<i>instance</i>	The ERM instance number
in	<i>channelCnt</i>	The number of channels

in	<i>userConfigArr</i>	The pointer to the array of ERM user configure structure
----	----------------------	--

Definition at line 57 of file erm\_driver.c.

14.24.4.6 void ERM\_DRV\_SetInterruptConfig ( uint32\_t *instance*, uint8\_t *channel*, erm\_interrupt\_config\_t *interruptCfg* )

Sets interrupt notification.

This function sets interrupt notification based on interrupt notification configuration input

**Parameters**

in	<i>instance</i>	The ERM instance number
in	<i>channel</i>	The configured memory channel
in	<i>interruptCfg</i>	The ERM interrupt configuration structure

Definition at line 102 of file erm\_driver.c.

## 14.25 EWM Driver

### 14.25.1 Detailed Description

External Watchdog Monitor Peripheral Driver.

#### Hardware background

Features:

- Independent LPO clock source
- Programmable time-out period specified in terms of number of EWM LPO clock cycles.
- Windowed refresh option
  - Provides robust check that program flow is faster than expected.
  - Programmable window.
  - Refresh outside window leads to assertion of `EWM_out`.
- Robust refresh mechanism
  - Write values of `0xB4` and `0x2C` to EWM Refresh Register within 15 (`EWM_service_time`) peripheral bus clock cycles.
- One output port, `EWM_out`, when asserted is used to reset or place the external circuit into safe mode
- One Input port, `EWM_in`, allows an external circuit to control the `EWM_out` signal.

**The EWM can be initialized only once as all the configuration registers are write once per reset**

#### Clocking and pin configuration

The EWM Driver does not handle clock setup (from PCC) or any kind of pin configuration (done by PORT module). This is handled by the Clock Manager and PORT module, respectively. The driver assumes that correct clock configurations have been made, so it is the user's responsibility to set up clocking and pin configurations correctly.

#### Interrupts

The EWM module can generate interrupts, if enabled on `EWM_DRV_Init()` but they are not handled by the driver. The EWM shares the interrupt vector with the Watchdog Timer. The following code snippet is an example of how enable the interrupt and assign a handler:

```

/* EWM and watchdog interrupt service routine */
void EWM_Watchdog_ISR()
{
    /* Do something(e.g perform a clean reset) */
    ...
}
int main()
{
    /* Init clocks, pins, other modules */
    ...
    /* Install interrupt handler for EWM and Watchdog */
    INT_SYS_InstallHandler(WDOG_EWM_IRQn, &EWM_Watchdog_ISR, (
        isr_t *)0);
    /* Enable the interrupt */
    INT_SYS_EnableIRQ(WDOG_EWM_IRQn);

    /* Init EWM */
    ...
    /* Infinite loop*/
    while(1)
    {
        /* Do something until the counter needs to be refreshed */
        ...
        /* Refresh the counter */
        EWM_DRV_Refresh(EWM_INSTANCE);
    }
}

```

## Using the EWM driver in your application

```

/* Declare the EWM instance you want to use */
#define EWM_INSTANCE    OUL

int main()
{
    /* Declare the EWM configuration structure */
    ewm_init_config_t ewmConfig;
    /* Variable where to store the init status */
    status_t ewmStatus;
    /* Init clocks, pins, other modules */
    ...

    /* Get the default configuration values */
    EWM_DRV_GetDefaultConfig(&ewmConfig);
    /* Init the module instance */
    ewmStatus = EWM_DRV_Init(EWM_INSTANCE, &ewmConfig);

    /* Infinite loop*/
    while(1)
    {
        /* Do something until the counter needs to be refreshed */
        ...
        /* Refresh the counter */
        EWM_DRV_Refresh(EWM_INSTANCE);
    }
}

```

## Data Structures

- struct [ewm\\_init\\_config\\_t](#)

## Enumerations

- enum [ewm\\_in\\_assert\\_logic\\_t](#) { [EWM\\_IN\\_ASSERT\\_DISABLED](#) = 0x00U, [EWM\\_IN\\_ASSERT\\_ON\\_LOGIC\\_ZERO](#) = 0x01U, [EWM\\_IN\\_ASSERT\\_ON\\_LOGIC\\_ONE](#) = 0x02U }

## EWM Driver API

- status\_t [EWM\\_DRV\\_Init](#) (uint32\_t instance, const [ewm\\_init\\_config\\_t](#) \*config)
 

*Init EWM. This method initializes EWM instance to the configuration from the passed structure. The user must make sure that the clock is enabled. This is the only method needed to be called to start the module.*
- void [EWM\\_DRV\\_GetDefaultConfig](#) ([ewm\\_init\\_config\\_t](#) \*config)
 

*Init configuration structure to default values.*
- void [EWM\\_DRV\\_Refresh](#) (uint32\_t instance)
 

*Refresh EWM. This method needs to be called within the window period specified by the Compare Low and Compare High registers.*
- [ewm\\_in\\_assert\\_logic\\_t](#) [EWM\\_DRV\\_GetInputPinAssertLogic](#) (uint32\_t instance)
 

*Get the Input pin assert logic.*

## 14.25.2 Data Structure Documentation

### 14.25.2.1 struct [ewm\\_init\\_config\\_t](#)

Definition at line 57 of file [ewm\\_driver.h](#).

#### Data Fields

- [ewm\\_in\\_assert\\_logic\\_t](#) [assertLogic](#)
- bool [interruptEnable](#)
- uint8\_t [prescaler](#)
- uint8\_t [compareLow](#)
- uint8\_t [compareHigh](#)

## Field Documentation

### 14.25.2.1.1 `ewm_in_assert_logic_t` `assertLogic`

Assert logic for EWM input pin

Definition at line 59 of file `ewm_driver.h`.

### 14.25.2.1.2 `uint8_t` `compareHigh`

Compare high value

Definition at line 63 of file `ewm_driver.h`.

### 14.25.2.1.3 `uint8_t` `compareLow`

Compare low value

Definition at line 62 of file `ewm_driver.h`.

### 14.25.2.1.4 `bool` `interruptEnable`

Enable EWM interrupt

Definition at line 60 of file `ewm_driver.h`.

### 14.25.2.1.5 `uint8_t` `prescaler`

EWM clock prescaler

Definition at line 61 of file `ewm_driver.h`.

## 14.25.3 Enumeration Type Documentation

### 14.25.3.1 `enum ewm_in_assert_logic_t`

#### Enumerator

**`EWM_IN_ASSERT_DISABLED`** Input pin disabled

**`EWM_IN_ASSERT_ON_LOGIC_ZERO`** Input pin asserts EWM when on logic 0

**`EWM_IN_ASSERT_ON_LOGIC_ONE`** Input pin asserts EWM when on logic 1

Definition at line 43 of file `ewm_driver.h`.

## 14.25.4 Function Documentation

### 14.25.4.1 `void` `EWM_DRV_GetDefaultConfig` ( `ewm_init_config_t` \* `config` )

Init configuration structure to default values.

#### Parameters

<code>out</code>	<code>config</code>	Pointer to the configuration structure to initialize
------------------	---------------------	--

#### Returns

None

Definition at line 131 of file `ewm_driver.c`.

### 14.25.4.2 `ewm_in_assert_logic_t` `EWM_DRV_GetInputPinAssertLogic` ( `uint32_t` `instance` )

Get the Input pin assert logic.

**Parameters**

<i>in</i>	<i>instance</i>	EWM instance number
-----------	-----------------	---------------------

**Returns**

The input pin assert logic:

- EWM\_IN\_ASSERT\_DISABLED - EWM in disabled
- EWM\_IN\_ASSERT\_ON\_LOGIC\_ZERO - EWM is asserted when EWM\_in is logic 0
- EWM\_IN\_ASSERT\_ON\_LOGIC\_ONE - EWM is asserted when EWM\_in is logic 1

Definition at line 175 of file ewm\_driver.c.

**14.25.4.3 status\_t EWM\_DRV\_Init ( uint32\_t instance, const ewm\_init\_config\_t \* config )**

Init EWM. This method initializes EWM instance to the configuration from the passed structure. The user must make sure that the clock is enabled. This is the only method needed to be called to start the module.

Example configuration structure:

```
1 ewm_init_config_t ewmUserCfg = {
2   .assertLogic      = EWM_IN_ASSERT_ON_LOGIC_ZERO,
3   .interruptEnable  = true,
4   .prescaler        = 128,
5   .compareLow       = 0,
6   .compareHigh      = 254
7 };
```

This configuration will enable the peripheral, with input pin configured to assert on logic low, interrupt enabled, prescaler 128 and maximum refresh window.

The EWM can be initialized only once per CPU reset as the registers are write once.

**Parameters**

<i>in</i>	<i>instance</i>	EWM instance number
<i>in</i>	<i>config</i>	Pointer to the module configuration structure.

**Returns**

status\_t Will return the status of the operation:

- STATUS\_SUCCESS if the operation is successful
- STATUS\_ERROR if the windows values are not correct or if the instance is already enabled

Definition at line 63 of file ewm\_driver.c.

**14.25.4.4 void EWM\_DRV\_Refresh ( uint32\_t instance )**

Refresh EWM. This method needs to be called within the window period specified by the Compare Low and Compare High registers.

**Parameters**

<i>in</i>	<i>instance</i>	EWM instance number
-----------	-----------------	---------------------

**Returns**

None

Definition at line 153 of file ewm\_driver.c.

## 14.26 Error Injection Module (EIM)

### 14.26.1 Detailed Description

The S32 SDK provides Peripheral Drivers for the Error Injection Module (EIM) of S32 MCU.

The Error Injection Module is mainly used for diagnostic purposes. It provides a method for diagnostic coverage of the peripheral memories.

The Error Injection Module (EIM) provides support for inducing single-bit and multi-bit inversions on read data when accessing peripheral RAMs. Injecting faults on memory accesses can be used to exercise the SEC-DED ECC function of the related system.

#### Important Note:

1. Make sure that STACK memory is located in RAM different than where EIM will inject a non-correctable error.
2. For single bit error generation, flip only one bit out of DATA\_MASK or CHKBIT\_MASK bit-fields in EIM control registers.
3. For Double bit error generation, flip only two bits out of DATA\_MASK or CHKBIT\_MASK bit-fields in EIM control registers.
4. If more than 2 bits are flipped that there is no guarantee in design that what type of error get generated.

#### Modules

- [EIM Driver](#)

*Error Injection Module Peripheral Driver.*

*EIM PD provides a set of high-level APIs/services to configure the Error Injection Module (EIM) module.*

## 14.27 Error Reporting Module (ERM)

### 14.27.1 Detailed Description

The S32 SDK provides Peripheral Drivers for the Error Reporting Module (ERM) module of S32 SDK devices.

The Error Reporting Module (ERM) provides information and optional interrupt notification on memory errors events associated with ECC (Error Correction Code).

The ERM includes these features:

Capture address information on single-bit correction and non-correctable ECC events.

Optional interrupt notification on captured ECC events.

Support for ECC event capturing for memory sources, with individual reporting fields and interrupt configuration per memory channel.

### 14.27.2 ERM Driver Initialization

In order to be able to use the error reporting in your application, the first thing to do is initializing it with user configuration input. This is done by calling the **ERM\_DRV\_Init** function. Note that: channelCnt takes values between 1 and the maximum channel count supported by the hardware.

### 14.27.3 ERM Driver Operation

After ERM initialization, the [ERM\\_DRV\\_SetInterruptConfig\(\)](#) shall be used to set interrupt notification based on interrupt notification configuration.

The [ERM\\_DRV\\_GetInterruptConfig\(\)](#) shall be used to get the current interrupt configuration of the available events (which interrupts are enabled/disabled).

The [ERM\\_DRV\\_GetErrorDetail\(\)](#) shall be used to get the address of the last ECC event in Memory n and ECC event.

The [ERM\\_DRV\\_ClearEvent\(\)](#) shall be used to clear both the record of an event and the corresponding interrupt notification.

This is example code to configure the ERM driver:

```

/* Device instance number */
#define INST_ERM1 (0U)

/* The number of configured channel(s) */
#define ERM_NUM_OF_CFG_CHANNEL (2U)

/* Interrupt configuration 0 */
const erm_interrupt_config_t erm1_interrupt1 =
{
    .enableSingleCorrection = false,
    .enableNonCorrectable   = true,
};

/* Interrupt configuration 1 */
const erm_interrupt_config_t erm1_interrupt3 =
{
    .enableSingleCorrection = true,
    .enableNonCorrectable   = true,
};

/* User configuration */
const erm_user_config_t erm1_initConfig[] =
{
    /* Channel 0U */
    {
        .channel      = 0U,
        .interruptCfg = &erm1_interrupt1,
    },

    /* Channel 1U */
    {
        .channel      = 1U,
        .interruptCfg = &erm1_interrupt3,
    }
};

```

```
    }  
};  
  
int main()  
{  
    /* Initializes the ERM module */  
    ERM_DRV_Init(INST_ERM1, ERM_NUM_OF_CFG_CHANNEL, erm1_InitConfig);  
    ...  
    /* De-Initializes the ERM module */  
    ERM_DRV_Deinit(INST_ERM1);  
    ...  
    return 0;  
}  
  
/* Interrupt handler */  
/* Interrupt handler for single bit */  
void ERM_single_fault_IRQHandler()  
{  
    /* Clears the event for channel 1 */  
    ERM_DRV_ClearEvent(INST_ERM1, 1U, ERM_EVENT_SINGLE_BIT);  
    ...  
}  
  
/* Interrupt handler for non correctable */  
void ERM_double_fault_IRQHandler()  
{  
    /* Clears the event for channel 0 */  
    ERM_DRV_ClearEvent(INST_ERM1, 0U,  
        ERM_EVENT_NON_CORRECTABLE);  
    /* Clears the event for channel 1 */  
    ERM_DRV_ClearEvent(INST_ERM1, 1U,  
        ERM_EVENT_NON_CORRECTABLE);  
    ...  
}
```

## Modules

- [ERM Driver](#)

*Error Reporting Module Peripheral Driver.*

## 14.28 Ethernet MAC (ENET)

### 14.28.1 Detailed Description

The S32 SDK provides a peripheral driver for the Ethernet MAC (ENET) module of S32 SDK devices.

The core implements a dual-speed 10/100-Mbit/s Ethernet MAC compliant with the IEEE802.3-2002 standard. The MAC layer provides compatibility with half- or full-duplex 10/100-Mbit/s Ethernet LANs.

The MAC operation is fully programmable and can be used in Network Interface Card (NIC), bridging, or switching applications. The core implements the remote network monitoring (RMON) counters according to IETF RFC 2819.

The core also implements a hardware acceleration block to optimize the performance of network controllers providing TCP/IP, UDP, and ICMP protocol services. The acceleration block performs critical functions in hardware, which are typically implemented with large software overhead.

The core implements programmable embedded FIFOs that can provide buffering on the receive path for lossless flow control.

Advanced power management features are available with magic packet detection and programmable power-down modes.

A unified DMA (uDMA), internal to the ENET module, optimizes data transfer between the ENET core and the SoC, and supports an enhanced buffer descriptor programming model to support IEEE 1588 functionality.

The programmable Ethernet MAC with IEEE 1588 integrates a standard IEEE 802.3 Ethernet MAC with a time-stamping module. The IEEE 1588 standard provides accurate clock synchronization for distributed control nodes for industrial automation applications.

#### Hardware background

Features of the ENET module include:

- Implements the full 802.3 specification with preamble/SFD generation, frame padding generation, CRC generation and checking
- Supports zero-length preamble
- Dynamically configurable to support 10/100-Mbit/s operation
- Supports 10/100 Mbit/s full-duplex and configurable half-duplex operation
- Compliant with the AMD magic packet detection with interrupt for node remote power management
- Seamless interface to commercial ethernet PHY devices via one of the following:
  - 4-bit Media Independent Interface (MII) operating at 2.5/25 MHz.
  - 4-bit non-standard MII-Lite (MII without the CRS and COL signals) operating at 2.5/25 MHz.
  - 2-bit Reduced MII (RMII) operating at 50 MHz.
- Simple 64-Bit FIFO user-application interface
- CRC-32 checking at full speed with optional forwarding of the frame check sequence (FCS) field to the client
- CRC-32 generation and append on transmit or forwarding of user application provided FCS selectable on a per-frame basis
- In full-duplex mode:
  - Implements automated pause frame (802.3 x31A) generation and termination, providing flow control without user application intervention
  - Pause quanta used to form pause frames — dynamically programmable
  - Pause frame generation additionally controllable by user application offering flexible traffic flow control
  - Optional forwarding of received pause frames to the user application

- Implements standard flow-control mechanism
- In half-duplex mode: provides full collision support, including jamming, backoff, and automatic retransmission
- Supports VLAN-tagged frames according to IEEE 802.1Q
- Programmable MAC address: Insertion on transmit; discards frames with mismatching destination address on receive (except broadcast and pause frames)
- Programmable promiscuous mode support to omit MAC destination address checking on receive
- Multicast and unicast address filtering on receive based on 64-entry hash table, reducing higher layer processing load
- Programmable frame maximum length providing support for any standard or proprietary frame length
- Statistics indicators for frame traffic and errors (alignment, CRC, length) and pause frames providing for IEEE 802.3 basic and mandatory management information database (MIB) package and remote network monitoring (RFC 2819)
- Simple handshake user application FIFO interface with fully programmable depth and threshold levels
- Provides separate status word for each received frame on the user interface providing information such as frame length, frame type, VLAN tag, and error information
- Multiple internal loopback options
- MDIO master interface for PHY device configuration and management
- Supports legacy FEC buffer descriptors

IP protocol performance optimization features:

- Operates on TCP/IP and UDP/IP and ICMP/IP protocol data or IP header only
- Enables wire-speed processing
- Supports IPv4 and IPv6
- Transparent passing of frames of other types and protocols
- Supports VLAN tagged frames according to IEEE 802.1q with transparent forwarding of VLAN tag and control field
- Automatic IP-header and payload (protocol specific) checksum calculation and verification on receive
- Automatic IP-header and payload (protocol specific) checksum generation and automatic insertion on transmit configurable on a per-frame basis
- Supports IP and TCP, UDP, ICMP data for checksum generation and checking
- Supports full header options for IPv4 and TCP protocol headers
- Provides IPv6 support to datagrams with base header only — datagrams with extension headers are passed transparently unmodified/unchecked
- Provides statistics information for received IP and protocol errors
- Configurable automatic discard of erroneous frames
- Configurable automatic host-to-network (RX) and network-to-host (TX) byte order conversion for IP and TCP/UDP/ICMP headers within the frame
- Configurable padding remove for short IP datagrams on receive
- Configurable Ethernet payload alignment to allow for 32-bit word-aligned header and payload processing
- Programmable store-and-forward operation with clock and rate decoupling FIFOs

Platform-dependent features (not be available on some platforms, see chip-specific ENET information for details):

- Interrupt coalescing reduces the number of interrupts generated by the MAC, reducing CPU loading
- Traffic-shaping bandwidth distribution supports credit-based and round-robin-based policies. Either policy can be combined with time-based shaping.
- AVB (Audio Video Bridging, IEEE 802.1Qav) features:
  - Credit-based bandwidth distribution policy can be combined with time-basedshaping
  - AVB endpoint talker and listener support
  - Support for arbitration between different priority traffic (for example, AVB class A, AVB class B, and non-AVB)
- Receive frame parser enables flexible Ethernet frame pattern matching in order to finally accept or reject a frame.

#### Unsupported features

The driver implementation does not support for the moment the following features:

- Enhanced buffer descriptors and features related to IEEE 1588
- Programming of the FIFO threshold levels
- Interrupt coalescing
- AVB-related features
- Programming of the receive frame parser

#### Modules

- [ENET Driver](#)

## 14.29 External Watchdog Monitor (EWM)

### 14.29.1 Detailed Description

The S32 SDK provides the Peripheral Drivers for the External Watchdog Monitor (EWM) module of S32K devices.

For safety, a redundant watchdog system, External Watchdog Monitor (EWM), is designed to monitor external circuits, as well as the MCU software flow. This provides a back-up mechanism to the internal watchdog that resets the MCU's CPU and peripherals.

The EWM differs from the internal watchdog in that it does not reset the MCU's CPU and peripherals. The EWM if allowed to time-out, provides an independent EWM\_out pin that when asserted resets or places an external circuit into a safe mode. The CPU resets the EWM counter that is logically ANDed with an external digital input pin. This pin allows an external circuit to influence the reset\_out signal.

#### Modules

- [EWM Driver](#)

*External Watchdog Monitor Peripheral Driver.*

## 14.30 FTM Common Driver

### 14.30.1 Detailed Description

FlexTimer Peripheral Common Driver.

#### Data Structures

- struct [ftm\\_state\\_t](#)  
*FlexTimer state structure of the driver. [More...](#)*
- struct [ftm\\_pwm\\_sync\\_t](#)  
*FlexTimer Registers sync parameters Please don't use software and hardware trigger simultaneously Implements : [ftm\\_pwm\\_sync\\_t\\_Class](#). [More...](#)*
- struct [ftm\\_user\\_config\\_t](#)  
*Configuration structure that the user needs to set. [More...](#)*

#### Typedefs

- typedef void(\* [ftm\\_channel\\_event\\_callback\\_t](#)) (void \*userData)  
*Channel event callback function.*

#### Enumerations

- enum [ftm\\_config\\_mode\\_t](#) {  
[FTM\\_MODE\\_NOT\\_INITIALIZED](#) = 0x00U, [FTM\\_MODE\\_INPUT\\_CAPTURE](#) = 0x01U, [FTM\\_MODE\\_OUT←  
PUT\\_COMPARE](#) = 0x02U, [FTM\\_MODE\\_EDGE\\_ALIGNED\\_PWM](#) = 0x03U,  
[FTM\\_MODE\\_GEN\\_ALIGNED\\_PWM](#) = 0x04U, [FTM\\_MODE\\_QUADRATURE\\_DECODER](#) = 0x05U, [FTM\\_←  
MODE\\_UP\\_TIMER](#) = 0x06U, [FTM\\_MODE\\_UP\\_DOWN\\_TIMER](#) = 0x07U }  
*FlexTimer operation mode.*
- enum [ftm\\_quad\\_decode\\_mode\\_t](#) { [FTM\\_QUAD\\_PHASE\\_ENCODE](#) = 0x00U, [FTM\\_QUAD\\_COUNT\\_AND←  
\\_DIR](#) = 0x01U }  
*FlexTimer quadrature decode modes, phase encode or count and direction mode.*
- enum [ftm\\_quad\\_phase\\_polarity\\_t](#) { [FTM\\_QUAD\\_PHASE\\_NORMAL](#) = 0x00U, [FTM\\_QUAD\\_PHASE\\_INVE←  
RT](#) = 0x01U }  
*FlexTimer quadrature phase polarities, normal or inverted polarity.*

#### Functions

- static void [FTM\\_DRV\\_SetClockFilterPs](#) (FTM\_Type \*const ftmBase, uint8\_t filterPrescale)  
*Sets the filter Pre-scaler divider.*
- static uint8\_t [FTM\\_DRV\\_GetClockFilterPs](#) (const FTM\_Type \*ftmBase)  
*Reads the FTM filter clock divider.*
- static uint8\_t [FTM\\_DRV\\_GetClockSource](#) (const FTM\_Type \*ftmBase)  
*Reads the FTM clock source.*
- static uint8\_t [FTM\\_DRV\\_GetClockPs](#) (const FTM\_Type \*ftmBase)  
*Reads the FTM clock divider.*
- static bool [FTM\\_DRV\\_IsOverflowIntEnabled](#) (const FTM\_Type \*ftmBase)  
*Reads the bit that controls enabling the FTM timer overflow interrupt.*
- static bool [FTM\\_DRV\\_HasTimerOverflowed](#) (const FTM\_Type \*ftmBase)  
*Returns the FTM peripheral timer overflow interrupt flag.*
- static bool [FTM\\_DRV\\_GetCpwms](#) (const FTM\_Type \*ftmBase)  
*Gets the FTM count direction bit.*

- static void [FTM\\_DRV\\_SetRelntEnabledCmd](#) (FTM\_Type \*const ftmBase, bool enable)  
*Set the FTM reload interrupt enable.*
- static bool [FTM\\_DRV\\_GetReloadFlag](#) (const FTM\_Type \*ftmBase)  
*Get the state whether the FTM counter reached a reload point.*
- static void [FTM\\_DRV\\_ClearReloadFlag](#) (FTM\_Type \*const ftmBase)  
*Clears the reload flag bit.*
- static uint16\_t [FTM\\_DRV\\_GetCounter](#) (const FTM\_Type \*ftmBase)  
*Returns the FTM peripheral current counter value.*
- static uint16\_t [FTM\\_DRV\\_GetMod](#) (const FTM\_Type \*ftmBase)  
*Returns the FTM peripheral counter modulo value.*
- static uint16\_t [FTM\\_DRV\\_GetCounterInitVal](#) (const FTM\_Type \*ftmBase)  
*Returns the FTM peripheral counter initial value.*
- static void [FTM\\_DRV\\_ClearChSC](#) (FTM\_Type \*const ftmBase, uint8\_t channel)  
*Clears the content of Channel (n) Status And Control.*
- static uint8\_t [FTM\\_DRV\\_GetChnMode](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Gets the FTM peripheral timer channel mode.*
- static uint8\_t [FTM\\_DRV\\_GetChnEdgeLevel](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Gets the FTM peripheral timer channel edge level.*
- static void [FTM\\_DRV\\_SetChnIcrstCmd](#) (FTM\_Type \*const ftmBase, uint8\_t channel, bool enable)  
*Configure the feature of FTM counter reset by the selected input capture event.*
- static bool [FTM\\_DRV\\_IsChnIcrst](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Returns whether the FTM FTM counter is reset.*
- static void [FTM\\_DRV\\_SetChnDmaCmd](#) (FTM\_Type \*const ftmBase, uint8\_t channel, bool enable)  
*Enables or disables the FTM peripheral timer channel DMA.*
- static bool [FTM\\_DRV\\_IsChnDma](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Returns whether the FTM peripheral timer channel DMA is enabled.*
- static bool [FTM\\_DRV\\_IsChnIntEnabled](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Get FTM channel(n) interrupt enabled or not.*
- static bool [FTM\\_DRV\\_HasChnEventOccurred](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Returns whether any event for the FTM peripheral timer channel has occurred.*
- static void [FTM\\_DRV\\_SetTrigModeControlCmd](#) (FTM\_Type \*const ftmBase, uint8\_t channel, bool enable)  
*Enables or disables the trigger generation on FTM channel outputs.*
- static bool [FTM\\_DRV\\_GetTriggerControlled](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Returns whether the trigger mode is enabled.*
- static bool [FTM\\_DRV\\_GetChInputState](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Get the state of channel input.*
- static bool [FTM\\_DRV\\_GetChOutputValue](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Get the value of channel output.*
- static uint16\_t [FTM\\_DRV\\_GetChnCountVal](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Gets the FTM peripheral timer channel counter value.*
- static bool [FTM\\_DRV\\_GetChnEventStatus](#) (const FTM\_Type \*ftmBase, uint8\_t channel)  
*Gets the FTM peripheral timer channel event status.*
- static uint32\_t [FTM\\_DRV\\_GetEventStatus](#) (const FTM\_Type \*ftmBase)  
*Gets the FTM peripheral timer status info for all channels.*
- static void [FTM\\_DRV\\_ClearChnEventStatus](#) (FTM\_Type \*const ftmBase, uint8\_t channel)  
*Clears the FTM peripheral timer all channel event status.*
- static void [FTM\\_DRV\\_SetChnOutputMask](#) (FTM\_Type \*const ftmBase, uint8\_t channel, bool mask)  
*Sets the FTM peripheral timer channel output mask.*
- static void [FTM\\_DRV\\_SetChnOutputInitStateCmd](#) (FTM\_Type \*const ftmBase, uint8\_t channel, bool state)  
*Sets the FTM peripheral timer channel output initial state 0 or 1.*
- static void [FTM\\_DRV\\_DisableFaultInt](#) (FTM\_Type \*const ftmBase)

- Disables the FTM peripheral timer fault interrupt.*

  - static bool `FTM_DRV_IsFaultIntEnabled` (const FTM\_Type \*ftmBase)

*Return true/false whether the Fault interrupt was enabled or not.*
- static void `FTM_DRV_ClearFaultsIsr` (FTM\_Type \*const ftmBase)

*Clears all fault interrupt flags that are active.*
- static void `FTM_DRV_SetCaptureTestCmd` (FTM\_Type \*const ftmBase, bool enable)

*Enables or disables the FTM peripheral timer capture test mode.*
- static bool `FTM_DRV_IsFtmEnable` (const FTM\_Type \*ftmBase)

*Get status of the FTMEN bit in the FTM\_MODE register.*
- static void `FTM_DRV_SetInitChnOutputCmd` (FTM\_Type \*const ftmBase, bool enable)

*Initializes the channels output.*
- static void `FTM_DRV_SetCountReinitSyncCmd` (FTM\_Type \*const ftmBase, bool enable)

*Determines if the FTM counter is re-initialized when the selected trigger for synchronization is detected.*
- static bool `FTM_DRV_GetDualEdgeCaptureBit` (const FTM\_Type \*ftmBase, uint8\_t chnlPairNum)

*Enables the FTM peripheral timer dual edge capture mode.*
- static bool `FTM_DRV_GetDualChnCombineCmd` (const FTM\_Type \*ftmBase, uint8\_t chnlPairNum)

*Verify if an channels pair is used in combine mode or not.*
- static bool `FTM_DRV_IsChnTriggerGenerated` (const FTM\_Type \*ftmBase)

*Checks whether any channel trigger event has occurred.*
- static void `FTM_DRV_ClearChnTriggerFlag` (FTM\_Type \*const ftmBase)

*Clear the channel trigger flag.*
- static bool `FTM_DRV_GetDetectedFaultInput` (const FTM\_Type \*ftmBase)

*Gets the FTM detected fault input.*
- static bool `FTM_DRV_IsWriteProtectionEnabled` (const FTM\_Type \*ftmBase)

*Checks whether the write protection is enabled.*
- static bool `FTM_DRV_IsFaultInputEnabled` (const FTM\_Type \*ftmBase)

*Checks whether the logic OR of the fault inputs is enabled.*
- static bool `FTM_DRV_IsFaultFlagDetected` (const FTM\_Type \*ftmBase, uint8\_t channel)

*Checks whether a fault condition is detected at the fault input.*
- static void `FTM_DRV_ClearFaultFlagDetected` (FTM\_Type \*const ftmBase, uint8\_t channel)

*Clear a fault condition is detected at the fault input.*
- static void `FTM_DRV_SetQuadPhaseBFilterCmd` (FTM\_Type \*const ftmBase, bool enable)

*Enables or disables the phase B input filter.*
- static void `FTM_DRV_SetQuadPhaseAPolarity` (FTM\_Type \*const ftmBase, `ftm_quad_phase_polarity_t` mode)

*Selects polarity for the quadrature decode phase A input.*
- static void `FTM_DRV_SetQuadPhaseBPolarity` (FTM\_Type \*const ftmBase, `ftm_quad_phase_polarity_t` mode)

*Selects polarity for the quadrature decode phase B input.*
- static void `FTM_DRV_SetQuadMode` (FTM\_Type \*const ftmBase, `ftm_quad_decode_mode_t` quadMode)

*Sets the encoding mode used in quadrature decoding mode.*
- static bool `FTM_DRV_GetQuadDir` (const FTM\_Type \*ftmBase)

*Gets the FTM counter direction in quadrature mode.*
- static bool `FTM_DRV_GetQuadTimerOverflowDir` (const FTM\_Type \*ftmBase)

*Gets the Timer overflow direction in quadrature mode.*
- static void `FTM_DRV_SetDualChnInvertCmd` (FTM\_Type \*const ftmBase, uint8\_t chnlPairNum, bool enable)

*Enables or disables the channel invert for a channel pair.*
- static void `FTM_DRV_SetChnSoftwareCtrlCmd` (FTM\_Type \*const ftmBase, uint8\_t channel, bool enable)

*Enables or disables the channel software output control.*
- static void `FTM_DRV_SetChnSoftwareCtrlVal` (FTM\_Type \*const ftmBase, uint8\_t channel, bool enable)

*Sets the channel software output control value.*

- static void [FTM\\_DRV\\_SetGlobalLoadCmd](#) (FTM\_Type \*const ftmBase)  
*Set the global load mechanism.*
- static void [FTM\\_DRV\\_SetLoadCmd](#) (FTM\_Type \*const ftmBase, bool enable)  
*Enable the global load.*
- static void [FTM\\_DRV\\_SetHalfCycleCmd](#) (FTM\_Type \*const ftmBase, bool enable)  
*Enable the half cycle reload.*
- static void [FTM\\_DRV\\_SetPwmLoadCmd](#) (FTM\_Type \*const ftmBase, bool enable)  
*Enables or disables the loading of MOD, CNTIN and CV with values of their write buffer.*
- static void [FTM\\_DRV\\_SetPwmLoadChnSelCmd](#) (FTM\_Type \*const ftmBase, uint8\_t channel, bool enable)  
*Includes or excludes the channel in the matching process.*
- static void [FTM\\_DRV\\_SetInnitTrigOnReloadCmd](#) (FTM\_Type \*const ftmBase, bool enable)  
*Enables or disables the FTM initialization trigger on Reload Point.*
- static void [FTM\\_DRV\\_SetGlobalTimeBaseOutputCmd](#) (FTM\_Type \*const ftmBase, bool enable)  
*Enables or disables the FTM global time base signal generation to other FTM's.*
- static void [FTM\\_DRV\\_SetGlobalTimeBaseCmd](#) (FTM\_Type \*const ftmBase, bool enable)  
*Enables or disables the FTM timer global time base.*
- static void [FTM\\_DRV\\_SetLoadFreq](#) (FTM\_Type \*const ftmBase, uint8\_t val)  
*Sets the FTM timer TOF Frequency.*
- static void [FTM\\_DRV\\_SetExtPairDeadtimeValue](#) (FTM\_Type \*const ftmBase, uint8\_t channelPair, uint8\_t value)  
*Sets the FTM extended dead-time value for the channel pair.*
- static void [FTM\\_DRV\\_SetPairDeadtimePrescale](#) (FTM\_Type \*const ftmBase, uint8\_t channelPair, ftm\_deadtime\_ps\_t divider)  
*Sets the FTM dead time divider for the channel pair.*
- static void [FTM\\_DRV\\_SetPairDeadtimeCount](#) (FTM\_Type \*const ftmBase, uint8\_t channelPair, uint8\_t count)  
*Sets the FTM dead-time value for the channel pair.*
- status\_t [FTM\\_DRV\\_Init](#) (uint32\_t instance, const [ftm\\_user\\_config\\_t](#) \*info, [ftm\\_state\\_t](#) \*state)  
*Initializes the FTM driver.*
- status\_t [FTM\\_DRV\\_Deinit](#) (uint32\_t instance)  
*Shuts down the FTM driver.*
- status\_t [FTM\\_DRV\\_MaskOutputChannels](#) (uint32\_t instance, uint32\_t channelsMask, bool softwareTrigger)  
*This function will mask the output of the channels and at match events will be ignored by the masked channels.*
- status\_t [FTM\\_DRV\\_SetInitialCounterValue](#) (uint32\_t instance, uint16\_t counterValue, bool softwareTrigger)  
*This function configure the initial counter value. The counter will get this value after an overflow event.*
- status\_t [FTM\\_DRV\\_SetHalfCycleReloadPoint](#) (uint32\_t instance, uint16\_t reloadPoint, bool softwareTrigger)  
*This function configure the value of the counter which will generates an reload point.*
- status\_t [FTM\\_DRV\\_SetSoftOutChnValue](#) (uint32\_t instance, uint8\_t channelsValues, bool softwareTrigger)  
*This function will force the output value of a channel to a specific value. Before using this function it's mandatory to mask the match events using [FTM\\_DRV\\_MaskOutputChannels](#) and to enable software output control using [FTM\\_DRV\\_SetSoftwareOutputChannelControl](#).*
- status\_t [FTM\\_DRV\\_SetSoftwareOutputChannelControl](#) (uint32\_t instance, uint8\_t channelsMask, bool softwareTrigger)  
*This function will configure which output channel can be software controlled.*
- status\_t [FTM\\_DRV\\_SetInvertingControl](#) (uint32\_t instance, uint8\_t channelsPairMask, bool softwareTrigger)  
*This function will configure if the second channel of a pair will be inverted or not.*
- status\_t [FTM\\_DRV\\_SetModuloCounterValue](#) (uint32\_t instance, uint16\_t counterValue, bool softwareTrigger)  
*This function configure the maximum counter value.*
- status\_t [FTM\\_DRV\\_SetSync](#) (uint32\_t instance, const [ftm\\_pwm\\_sync\\_t](#) \*param)  
*This function configures sync mechanism for some FTM registers (MOD, CNINT, HCR, CnV, OUTMASK, INVCTRL, SWOCTRL).*
- uint32\_t [FTM\\_DRV\\_GetFrequency](#) (uint32\_t instance)  
*Retrieves the frequency of the clock source feeding the FTM counter.*
- uint16\_t [FTM\\_DRV\\_ConvertFreqToPeriodTicks](#) (uint32\_t instance, uint32\_t frequencyHz)  
*This function is used to covert the given frequency to period in ticks.*

## Variables

- FTM\_Type \*const [g\\_ftmBase](#) [FTM\_INSTANCE\_COUNT]  
*Table of base addresses for FTM instances.*
- const IRQn\_Type [g\\_ftmIrqId](#) [FTM\_INSTANCE\_COUNT][FEATURE\_FTM\_CHANNEL\_COUNT]  
*Interrupt vectors for the FTM peripheral.*
- const IRQn\_Type [g\\_ftmFaultIrqId](#) [FTM\_INSTANCE\_COUNT]
- const IRQn\_Type [g\\_ftmOverflowIrqId](#) [FTM\_INSTANCE\_COUNT]
- const IRQn\_Type [g\\_ftmReloadIrqId](#) [FTM\_INSTANCE\_COUNT]
- [ftm\\_state\\_t](#) \* [ftmStatePtr](#) [FTM\_INSTANCE\_COUNT]  
*Pointer to runtime state structure.*

## 14.30.2 Data Structure Documentation

14.30.2.1 struct [ftm\\_state\\_t](#)

FlexTimer state structure of the driver.

Implements : [ftm\\_state\\_t\\_Class](#)

Definition at line 121 of file [ftm\\_common.h](#).

## Data Fields

- [ftm\\_clock\\_source\\_t](#) [ftmClockSource](#)
- [ftm\\_config\\_mode\\_t](#) [ftmMode](#)
- [uint16\\_t](#) [ftmPeriod](#)
- [uint32\\_t](#) [ftmSourceClockFrequency](#)
- [uint16\\_t](#) [measurementResults](#) [FEATURE\_FTM\_CHANNEL\_COUNT]
- void \* [channelsCallbacksParams](#) [FEATURE\_FTM\_CHANNEL\_COUNT]
- [ftm\\_channel\\_event\\_callback\\_t](#) [channelsCallbacks](#) [FEATURE\_FTM\_CHANNEL\_COUNT]

## Field Documentation

14.30.2.1.1 [ftm\\_channel\\_event\\_callback\\_t](#) [channelsCallbacks](#)[FEATURE\_FTM\_CHANNEL\_COUNT]

Vector of callbacks for channels events

Definition at line 129 of file [ftm\\_common.h](#).

14.30.2.1.2 void\* [channelsCallbacksParams](#)[FEATURE\_FTM\_CHANNEL\_COUNT]

Vector of callbacks parameters for channels events

Definition at line 128 of file [ftm\\_common.h](#).

14.30.2.1.3 [ftm\\_clock\\_source\\_t](#) [ftmClockSource](#)

Clock source used by FTM counter

Definition at line 123 of file [ftm\\_common.h](#).

14.30.2.1.4 [ftm\\_config\\_mode\\_t](#) [ftmMode](#)

Mode of operation for FTM

Definition at line 124 of file [ftm\\_common.h](#).

14.30.2.1.5 [uint16\\_t](#) [ftmPeriod](#)

This field is used only in PWM mode to store signal period

Definition at line 125 of file [ftm\\_common.h](#).

#### 14.30.2.1.6 uint32\_t ftmSourceClockFrequency

The clock frequency is used for counting

Definition at line 126 of file ftm\_common.h.

#### 14.30.2.1.7 uint16\_t measurementResults[FEATURE\_FTM\_CHANNEL\_COUNT]

This field is used only in input capture mode to store edges time stamps

Definition at line 127 of file ftm\_common.h.

#### 14.30.2.2 struct ftm\_pwm\_sync\_t

FlexTimer Registers sync parameters Please don't use software and hardware trigger simultaneously Implements : ftm\_pwm\_sync\_t\_Class.

Definition at line 137 of file ftm\_common.h.

##### Data Fields

- bool [softwareSync](#)
- bool [hardwareSync0](#)
- bool [hardwareSync1](#)
- bool [hardwareSync2](#)
- bool [maxLoadingPoint](#)
- bool [minLoadingPoint](#)
- ftm\_reg\_update\_t [inverterSync](#)
- ftm\_reg\_update\_t [outRegSync](#)
- ftm\_reg\_update\_t [maskRegSync](#)
- ftm\_reg\_update\_t [initCounterSync](#)
- bool [autoClearTrigger](#)
- ftm\_pwm\_sync\_mode\_t [syncPoint](#)

##### Field Documentation

#### 14.30.2.2.1 bool autoClearTrigger

Available only for hardware trigger

Definition at line 155 of file ftm\_common.h.

#### 14.30.2.2.2 bool hardwareSync0

True - enable hardware 0 sync, False - disable hardware 0 sync

Definition at line 141 of file ftm\_common.h.

#### 14.30.2.2.3 bool hardwareSync1

True - enable hardware 1 sync, False - disable hardware 1 sync

Definition at line 143 of file ftm\_common.h.

#### 14.30.2.2.4 bool hardwareSync2

True - enable hardware 2 sync, False - disable hardware 2 sync

Definition at line 145 of file ftm\_common.h.

#### 14.30.2.2.5 ftm\_reg\_update\_t initCounterSync

Configures CNTIN sync

Definition at line 154 of file ftm\_common.h.

#### 14.30.2.2.6 `ftm_reg_update_t` `inverterSync`

Configures INVCTRL sync

Definition at line 151 of file `ftm_common.h`.

#### 14.30.2.2.7 `ftm_reg_update_t` `maskRegSync`

Configures OUTMASK sync

Definition at line 153 of file `ftm_common.h`.

#### 14.30.2.2.8 `bool` `maxLoadingPoint`

True - enable maximum loading point, False - disable maximum loading point

Definition at line 147 of file `ftm_common.h`.

#### 14.30.2.2.9 `bool` `minLoadingPoint`

True - enable minimum loading point, False - disable minimum loading point

Definition at line 149 of file `ftm_common.h`.

#### 14.30.2.2.10 `ftm_reg_update_t` `outRegSync`

Configures SWOCTRL sync

Definition at line 152 of file `ftm_common.h`.

#### 14.30.2.2.11 `bool` `softwareSync`

True - enable software sync, False - disable software sync

Definition at line 139 of file `ftm_common.h`.

#### 14.30.2.2.12 `ftm_pwm_sync_mode_t` `syncPoint`

Configure synchronization method (waiting next loading point or immediate)

Definition at line 156 of file `ftm_common.h`.

#### 14.30.2.3 `struct` `ftm_user_config_t`

Configuration structure that the user needs to set.

Implements : `ftm_user_config_t_Class`

Definition at line 165 of file `ftm_common.h`.

##### Data Fields

- [ftm\\_pwm\\_sync\\_t](#) `syncMethod`
- [ftm\\_config\\_mode\\_t](#) `ftmMode`
- [ftm\\_clock\\_ps\\_t](#) `ftmPrescaler`
- [ftm\\_clock\\_source\\_t](#) `ftmClockSource`
- [ftm\\_bdm\\_mode\\_t](#) `BDMMode`
- `bool` `isToflsrEnabled`
- `bool` `enableInitializationTrigger`

##### Field Documentation

#### 14.30.2.3.1 `ftm_bdm_mode_t` `BDMMode`

Select FTM behavior in BDM mode

Definition at line 173 of file `ftm_common.h`.

#### 14.30.2.3.2 `bool enableInitializationTrigger`

true: enable the generation of initialization trigger false: disable the generation of initialization trigger

Definition at line 176 of file `ftm_common.h`.

#### 14.30.2.3.3 `ftm_clock_source_t ftmClockSource`

Select clock source for FTM

Definition at line 172 of file `ftm_common.h`.

#### 14.30.2.3.4 `ftm_config_mode_t ftmMode`

Mode of operation for FTM

Definition at line 169 of file `ftm_common.h`.

#### 14.30.2.3.5 `ftm_clock_ps_t ftmPrescaler`

Register pre-scaler options available in the `ftm_clock_ps_t` enumeration

Definition at line 170 of file `ftm_common.h`.

#### 14.30.2.3.6 `bool isToflsrEnabled`

true: enable interrupt, false: write interrupt is disabled

Definition at line 174 of file `ftm_common.h`.

#### 14.30.2.3.7 `ftm_pwm_sync_t syncMethod`

Register sync options available in the `ftm_sync_method_t` enumeration

Definition at line 167 of file `ftm_common.h`.

### 14.30.3 Typedef Documentation

#### 14.30.3.1 `typedef void(* ftm_channel_event_callback_t)(void *userData)`

Channel event callback function.

Callback functions are called by the FTM driver in Input Capture mode when an event is detected(change in logical state of a pin or measurement complete)

Definition at line 114 of file `ftm_common.h`.

### 14.30.4 Enumeration Type Documentation

#### 14.30.4.1 `enum ftm_config_mode_t`

FlexTimer operation mode.

Implements : `ftm_config_mode_t_Class`

Enumerator

**`FTM_MODE_NOT_INITIALIZED`** The driver is not initialized

**`FTM_MODE_INPUT_CAPTURE`** Input capture

**`FTM_MODE_OUTPUT_COMPARE`** Output compare

**`FTM_MODE_EDGE_ALIGNED_PWM`** Edge aligned PWM

**FTM\_MODE\_CEN\_ALIGNED\_PWM** Center aligned PWM  
**FTM\_MODE\_QUADRATURE\_DECODER** Quadrature decoder  
**FTM\_MODE\_UP\_TIMER** Timer with up counter  
**FTM\_MODE\_UP\_DOWN\_TIMER** timer with up-down counter

Definition at line 72 of file `ftm_common.h`.

#### 14.30.4.2 enum `ftm_quad_decode_mode_t`

FlexTimer quadrature decode modes, phase encode or count and direction mode.

Implements : `ftm_quad_decode_mode_t_Class`

Enumerator

**FTM\_QUAD\_PHASE\_ENCODE** Phase encoding mode  
**FTM\_QUAD\_COUNT\_AND\_DIR** Counter and direction encoding mode

Definition at line 89 of file `ftm_common.h`.

#### 14.30.4.3 enum `ftm_quad_phase_polarity_t`

FlexTimer quadrature phase polarities, normal or inverted polarity.

Implements : `ftm_quad_phase_polarity_t_Class`

Enumerator

**FTM\_QUAD\_PHASE\_NORMAL** Phase input signal is not inverted before identifying the rising and falling edges of this signal  
**FTM\_QUAD\_PHASE\_INVERT** Phase input signal is inverted before identifying the rising and falling edges of this signal

Definition at line 100 of file `ftm_common.h`.

### 14.30.5 Function Documentation

**14.30.5.1** `static void FTM_DRV_ClearChnEventStatus ( FTM_Type *const ftmBase, uint8_t channel )` `[inline]`,  
`[static]`

Clears the FTM peripheral timer all channel event status.

Parameters

<code>in</code>	<code><i>ftmBase</i></code>	The FTM base address pointer
<code>in</code>	<code><i>channel</i></code>	The FTM peripheral channel number

Implements : `FTM_DRV_ClearChnEventStatus_Activity`

Definition at line 710 of file `ftm_common.h`.

**14.30.5.2** `static void FTM_DRV_ClearChnTriggerFlag ( FTM_Type *const ftmBase )` `[inline]`,`[static]`

Clear the channel trigger flag.

Parameters

<code>in</code>	<code><i>ftmBase</i></code>	The FTM base address pointer
-----------------	-----------------------------	------------------------------

Implements : `FTM_DRV_ClearChnTriggerFlag_Activity`

Definition at line 945 of file `ftm_common.h`.

**14.30.5.3** `static void FTM_DRV_ClearChSC ( FTM_Type *const ftmBase, uint8_t channel )` `[inline]`,`[static]`

Clears the content of Channel (n) Status And Control.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

Implements : FTM\_DRV\_ClearChSC\_Activity

Definition at line 399 of file ftm\_common.h.

**14.30.5.4** `static void FTM_DRV_ClearFaultFlagDetected ( FTM_Type *const ftmBase, uint8_t channel ) [inline], [static]`

Clear a fault condition is detected at the fault input.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel

Implements : FTM\_DRV\_ClearFaultFlagDetected\_Activity

Definition at line 1029 of file ftm\_common.h.

**14.30.5.5** `static void FTM_DRV_ClearFaultsIsr ( FTM_Type *const ftmBase ) [inline], [static]`

Clears all fault interrupt flags that are active.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

Implements : FTM\_DRV\_ClearFaultsIsr\_Activity

Definition at line 807 of file ftm\_common.h.

**14.30.5.6** `static void FTM_DRV_ClearReloadFlag ( FTM_Type *const ftmBase ) [inline], [static]`

Clears the reload flag bit.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

Implements : FTM\_DRV\_ClearReloadFlag\_Activity

Definition at line 340 of file ftm\_common.h.

**14.30.5.7** `uint16_t FTM_DRV_ConvertFreqToPeriodTicks ( uint32_t instance, uint32_t frequencyHz )`

This function is used to convert the given frequency to period in ticks.

**Parameters**

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>frequencyHz</i>	Frequency value in Hz.

**Returns**

The value in ticks of the frequency

Definition at line 501 of file ftm\_common.c.

**14.30.5.8** `status_t FTM_DRV_Deinit ( uint32_t instance )`

Shuts down the FTM driver.

**Parameters**

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
-----------	-----------------	-------------------------------------

**Returns**

operation status

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 181 of file `ftm_common.c`.

**14.30.5.9** `static void FTM_DRV_DisableFaultInt ( FTM_Type *const ftmBase )` `[inline],[static]`

Disables the FTM peripheral timer fault interrupt.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

Implements : `FTM_DRV_DisableFaultInt_Activity`Definition at line 783 of file `ftm_common.h`.

**14.30.5.10** `static bool FTM_DRV_GetChInputState ( const FTM_Type * ftmBase, uint8_t channel )` `[inline],[static]`

Get the state of channel input.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
<i>in</i>	<i>channel</i>	The FTM peripheral channel number

**Returns**

State of the channel inputs

- true : The channel input is one
- false: The channel input is zero

Implements : `FTM_DRV_GetChInputState_Activity`Definition at line 623 of file `ftm_common.h`.

**14.30.5.11** `static uint16_t FTM_DRV_GetChnCountVal ( const FTM_Type * ftmBase, uint8_t channel )` `[inline],[static]`

Gets the FTM peripheral timer channel counter value.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
<i>in</i>	<i>channel</i>	The FTM peripheral channel number

**Returns**

Channel counter value

Implements : `FTM_DRV_GetChnCountVal_Activity`Definition at line 660 of file `ftm_common.h`.

14.30.5.12 `static uint8_t FTM_DRV_GetChnEdgeLevel ( const FTM_Type * ftmBase, uint8_t channel )` `[inline],`  
`[static]`

Gets the FTM peripheral timer channel edge level.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

**Returns**

The ELSnB:ELSnA mode value, will be 00, 01, 10, 11

Implements : FTM\_DRV\_GetChnEdgeLevel\_Activity

Definition at line 444 of file ftm\_common.h.

```
14.30.5.13 static bool FTM_DRV_GetChnEventStatus ( const FTM_Type * ftmBase, uint8_t channel ) [inline],
           [static]
```

Gets the FTM peripheral timer channel event status.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

**Returns**

Channel event status

- true : A channel event has occurred
- false : No channel event has occurred

Implements : FTM\_DRV\_GetChnEventStatus\_Activity

Definition at line 680 of file ftm\_common.h.

```
14.30.5.14 static uint8_t FTM_DRV_GetChnMode ( const FTM_Type * ftmBase, uint8_t channel ) [inline],[static]
```

Gets the FTM peripheral timer channel mode.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

**Returns**

The MSnB:MSnA mode value, will be 00, 01, 10, 11

Implements : FTM\_DRV\_GetChnMode\_Activity

Definition at line 421 of file ftm\_common.h.

```
14.30.5.15 static bool FTM_DRV_GetChOutputValue ( const FTM_Type * ftmBase, uint8_t channel ) [inline],
           [static]
```

Get the value of channel output.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

<i>in</i>	<i>channel</i>	The FTM peripheral channel number
-----------	----------------	-----------------------------------

**Returns**

Value of the channel outputs

- true : The channel output is one
- false: The channel output is zero

Implements : FTM\_DRV\_GetChOutputValue\_Activity

Definition at line 642 of file ftm\_common.h.

14.30.5.16 `static uint8_t FTM_DRV_GetClockFilterPs ( const FTM_Type * ftmBase ) [inline],[static]`

Reads the FTM filter clock divider.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

The FTM filter clock pre-scale divider

Implements : FTM\_DRV\_GetClockFilterPs\_Activity

Definition at line 217 of file ftm\_common.h.

14.30.5.17 `static uint8_t FTM_DRV_GetClockPs ( const FTM_Type * ftmBase ) [inline],[static]`

Reads the FTM clock divider.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

The FTM clock pre-scale divider

Implements : FTM\_DRV\_GetClockPs\_Activity

Definition at line 249 of file ftm\_common.h.

14.30.5.18 `static uint8_t FTM_DRV_GetClockSource ( const FTM_Type * ftmBase ) [inline],[static]`

Reads the FTM clock source.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

The FTM clock source selection

- 00: No clock
- 01: system clock
- 10: fixed clock
- 11: External clock

Implements : FTM\_DRV\_GetClockSource\_Activity

Definition at line 235 of file ftm\_common.h.

---

14.30.5.19 `static uint16_t FTM_DRV_GetCounter ( const FTM_Type * ftmBase ) [inline],[static]`

Returns the FTM peripheral current counter value.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

The current FTM timer counter value

Implements : FTM\_DRV\_GetCounter\_Activity

Definition at line 358 of file ftm\_common.h.

**14.30.5.20** `static uint16_t FTM_DRV_GetCounterInitVal ( const FTM_Type * ftmBase ) [inline],[static]`

Returns the FTM peripheral counter initial value.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

FTM timer counter initial value

Implements : FTM\_DRV\_GetCounterInitVal\_Activity

Definition at line 386 of file ftm\_common.h.

**14.30.5.21** `static bool FTM_DRV_GetCpwms ( const FTM_Type * ftmBase ) [inline],[static]`

Gets the FTM count direction bit.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

The Center-Aligned PWM selection

- 1U: Up counting mode
- 0U: Up down counting mode

Implements : FTM\_DRV\_GetCpwms\_Activity

Definition at line 297 of file ftm\_common.h.

**14.30.5.22** `static bool FTM_DRV_GetDetectedFaultInput ( const FTM_Type * ftmBase ) [inline],[static]`

Gets the FTM detected fault input.

This function reads the status for all fault inputs

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

The fault byte

- 0 : No fault condition was detected.
- 1 : A fault condition was detected.

Implements : FTM\_DRV\_GetDetectedFaultInput\_Activity

Definition at line 964 of file ftm\_common.h.

```
14.30.5.23 static bool FTM_DRV_GetDualChnCombineCmd ( const FTM_Type * ftmBase, uint8_t chnlPairNum )  
           [inline],[static]
```

Verify if an channels pair is used in combine mode or not.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>chnlPairNum</i>	The FTM peripheral channel pair number

**Returns**

Channel pair output combine mode status

- true : Channels pair are combined
- false: Channels pair are independent

Implements : FTM\_DRV\_GetDualChnCombineCmd\_Activity

Definition at line 915 of file ftm\_common.h.

```
14.30.5.24 static bool FTM_DRV_GetDualEdgeCaptureBit ( const FTM_Type * ftmBase, uint8_t chnlPairNum ) [inline],
[static]
```

Enables the FTM peripheral timer dual edge capture mode.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>chnlPairNum</i>	The FTM peripheral channel pair number

**Returns**

Dual edge capture mode status

- true : To enable dual edge capture
- false: To disable

Implements : FTM\_DRV\_GetDualEdgeCaptureBit\_Activity

Definition at line 895 of file ftm\_common.h.

```
14.30.5.25 static uint32_t FTM_DRV_GetEventStatus ( const FTM_Type * ftmBase ) [inline],[static]
```

Gets the FTM peripheral timer status info for all channels.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

**Returns**

Channel event status value

Implements : FTM\_DRV\_GetEventStatus\_Activity

Definition at line 697 of file ftm\_common.h.

```
14.30.5.26 uint32_t FTM_DRV_GetFrequency ( uint32_t instance )
```

Retrieves the frequency of the clock source feeding the FTM counter.

Function will return a 0 if no clock source is selected and the FTM counter is disabled

## Parameters

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
-----------	-----------------	-------------------------------------

## Returns

The frequency of the clock source running the FTM counter (0 if counter is disabled)

Definition at line 446 of file `ftm_common.c`.

**14.30.5.27** `static uint16_t FTM_DRV_GetMod ( const FTM_Type * ftmBase )` `[inline], [static]`

Returns the FTM peripheral counter modulo value.

## Parameters

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

## Returns

FTM timer modulo value

Implements : `FTM_DRV_GetMod_Activity`

Definition at line 372 of file `ftm_common.h`.

**14.30.5.28** `static bool FTM_DRV_GetQuadDir ( const FTM_Type * ftmBase )` `[inline], [static]`

Gets the FTM counter direction in quadrature mode.

## Parameters

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

## Returns

The counting direction

- 1U: if counting direction is increasing
- 0U: if counting direction is decreasing

Implements : `FTM_DRV_GetQuadDir_Activity`

Definition at line 1123 of file `ftm_common.h`.

**14.30.5.29** `static bool FTM_DRV_GetQuadTimerOverflowDir ( const FTM_Type * ftmBase )` `[inline], [static]`

Gets the Timer overflow direction in quadrature mode.

## Parameters

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

## Returns

The timer overflow direction

- 1U: if TOF bit was set on the top of counting
- 0U: if TOF bit was set on the bottom of counting

Implements : `FTM_DRV_GetQuadTimerOverflowDir_Activity`

Definition at line 1139 of file `ftm_common.h`.

**14.30.5.30** `static bool FTM_DRV_GetReloadFlag ( const FTM_Type * ftmBase )` `[inline], [static]`

Get the state whether the FTM counter reached a reload point.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

**Returns**

State of reload point

- true : FTM counter reached a reload point
- false: FTM counter did not reach a reload point

Implements : FTM\_DRV\_GetReloadFlag\_Activity

Definition at line 328 of file ftm\_common.h.

```
14.30.5.31 static bool FTM_DRV_GetTriggerControlled ( const FTM_Type * ftmBase, uint8_t channel ) [inline],
           [static]
```

Returns whether the trigger mode is enabled.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

**Returns**

State of the channel outputs

- true : Enabled a trigger generation on channel output
- false: PWM outputs without generating a pulse

Implements : FTM\_DRV\_GetTriggerControlled\_Activity

Definition at line 604 of file ftm\_common.h.

```
14.30.5.32 static bool FTM_DRV_HasChnEventOccurred ( const FTM_Type * ftmBase, uint8_t channel ) [inline],
           [static]
```

Returns whether any event for the FTM peripheral timer channel has occurred.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

**Returns**

State of channel flag

- true : Event occurred
- false: No event occurred.

Implements : FTM\_DRV\_HasChnEventOccurred\_Activity

Definition at line 564 of file ftm\_common.h.

```
14.30.5.33 static bool FTM_DRV_HasTimerOverflowed ( const FTM_Type * ftmBase ) [inline], [static]
```

Returns the FTM peripheral timer overflow interrupt flag.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

## Returns

State of Timer Overflow Flag

- true : FTM counter has overflowed
- false: FTM counter has not overflowed

Implements : FTM\_DRV\_HasTimerOverflowed\_Activity

Definition at line 281 of file `ftm_common.h`.

**14.30.5.34** `status_t FTM_DRV_Init ( uint32_t instance, const ftm_user_config_t * info, ftm_state_t * state )`

Initializes the FTM driver.

## Parameters

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>info</i>	The FTM user configuration structure, see <a href="#">ftm_user_config_t</a> .
out	<i>state</i>	The FTM state structure of the driver.

## Returns

operation status

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 112 of file `ftm_common.c`.

**14.30.5.35** `static bool FTM_DRV_IsChnDma ( const FTM_Type * ftmBase, uint8_t channel ) [inline],[static]`

Returns whether the FTM peripheral timer channel DMA is enabled.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

## Returns

State of the FTM peripheral timer channel DMA

- true : Enabled DMA transfers
- false: Disabled DMA transfers

Implements : FTM\_DRV\_IsChnDma\_Activity

Definition at line 529 of file `ftm_common.h`.

**14.30.5.36** `static bool FTM_DRV_IsChnIcrst ( const FTM_Type * ftmBase, uint8_t channel ) [inline],[static]`

Returns whether the FTM FTM counter is reset.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number

**Returns**

State of the FTM peripheral timer channel ICRST

- true : Enabled the FTM counter reset
- false: Disabled the FTM counter reset

Implements : FTM\_DRV\_IsChnIcrst\_Activity

Definition at line 489 of file ftm\_common.h.

```
14.30.5.37 static bool FTM_DRV_IsChnIntEnabled ( const FTM_Type * ftmBase, uint8_t channel ) [inline],
           [static]
```

Get FTM channel(n) interrupt enabled or not.

**Parameters**

in	<i>ftmBase</i>	FTM module base address
in	<i>channel</i>	The FTM peripheral channel number

Implements : FTM\_DRV\_IsChnIntEnabled\_Activity

Definition at line 544 of file ftm\_common.h.

```
14.30.5.38 static bool FTM_DRV_IsChnTriggerGenerated ( const FTM_Type * ftmBase ) [inline],[static]
```

Checks whether any channel trigger event has occurred.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

**Returns**

Channel trigger status

- true : If there is a channel trigger event
- false: If not.

Implements : FTM\_DRV\_IsChnTriggerGenerated\_Activity

Definition at line 933 of file ftm\_common.h.

```
14.30.5.39 static bool FTM_DRV_IsFaultFlagDetected ( const FTM_Type * ftmBase, uint8_t channel ) [inline],
           [static]
```

Checks whether a fault condition is detected at the fault input.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel

**Returns**

the fault condition status

- true : A fault condition was detected at the fault input
- false: No fault condition was detected at the fault input

Implements : FTM\_DRV\_IsFaultFlagDetected\_Activity

Definition at line 1013 of file ftm\_common.h.

---

14.30.5.40 `static bool FTM_DRV_IsFaultInputEnabled ( const FTM_Type * ftmBase ) [inline],[static]`

Checks whether the logic OR of the fault inputs is enabled.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

the enabled fault inputs status

- true : The logic OR of the enabled fault inputs is 1
- false: The logic OR of the enabled fault inputs is 0

Implements : FTM\_DRV\_IsFaultInputEnabled\_Activity

Definition at line 996 of file ftm\_common.h.

**14.30.5.41** `static bool FTM_DRV_IsFaultIntEnabled ( const FTM_Type * ftmBase ) [inline],[static]`

Return true/false whether the Fault interrupt was enabled or not.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

Implements : FTM\_DRV\_IsFaultIntEnabled\_Activity

Definition at line 795 of file ftm\_common.h.

**14.30.5.42** `static bool FTM_DRV_IsFtmEnable ( const FTM_Type * ftmBase ) [inline],[static]`

Get status of the FTMEN bit in the FTM\_MODE register.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

the FTM Enable status

- true : TPM compatibility. Free running counter and synchronization compatible with TPM
- false: Free running counter and synchronization are different from TPM behaviour

Implements : FTM\_DRV\_IsFtmEnable\_Activity

Definition at line 845 of file ftm\_common.h.

**14.30.5.43** `static bool FTM_DRV_IsOverflowIntEnabled ( const FTM_Type * ftmBase ) [inline],[static]`

Reads the bit that controls enabling the FTM timer overflow interrupt.

**Parameters**

<i>in</i>	<i>ftmBase</i>	The FTM base address pointer
-----------	----------------	------------------------------

**Returns**

State of Timer Overflow Interrupt

- true : Overflow interrupt is enabled
- false: Overflow interrupt is disabled

Implements : FTM\_DRV\_IsOverflowIntEnabled\_Activity

Definition at line 265 of file ftm\_common.h.

**14.30.5.44** `static bool FTM_DRV_IsWriteProtectionEnabled ( const FTM_Type * ftmBase ) [inline],[static]`

Checks whether the write protection is enabled.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

## Returns

Write-protection status

- true : If enabled
- false: If not

Implements : FTM\_DRV\_IsWriteProtectionEnabled\_Activity

Definition at line 980 of file ftm\_common.h.

14.30.5.45 `status_t FTM_DRV_MaskOutputChannels ( uint32_t instance, uint32_t channelsMask, bool softwareTrigger )`

This function will mask the output of the channels and at match events will be ignored by the masked channels.

## Parameters

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>channelsMask</i>	The mask which will select which channels will ignore match events.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update PWM parameters.

## Returns

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 201 of file ftm\_common.c.

14.30.5.46 `static void FTM_DRV_SetCaptureTestCmd ( FTM_Type *const ftmBase, bool enable ) [inline],[static]`

Enables or disables the FTM peripheral timer capture test mode.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	Capture Test Mode Enable <ul style="list-style-type: none"> <li>• true : Capture test mode is enabled</li> <li>• false: Capture test mode is disabled</li> </ul>

Implements : FTM\_DRV\_SetCaptureTestCmd\_Activity

Definition at line 829 of file ftm\_common.h.

14.30.5.47 `static void FTM_DRV_SetChnDmaCmd ( FTM_Type *const ftmBase, uint8_t channel, bool enable ) [inline],[static]`

Enables or disables the FTM peripheral timer channel DMA.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
----	----------------	------------------------------

in	<i>channel</i>	The FTM peripheral channel number
in	<i>enable</i>	Enable DMA transfers for the channel <ul style="list-style-type: none"> <li>• true : Enabled DMA transfers</li> <li>• false: Disabled DMA transfers</li> </ul>

Implements : FTM\_DRV\_SetChnDmaCmd\_Activity

Definition at line 508 of file ftm\_common.h.

**14.30.5.48** `static void FTM_DRV_SetChnIcrstCmd ( FTM_Type *const ftmBase, uint8_t channel, bool enable ) [inline], [static]`

Configure the feature of FTM counter reset by the selected input capture event.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number
in	<i>enable</i>	Enable the FTM counter reset <ul style="list-style-type: none"> <li>• true : FTM counter is reset</li> <li>• false: FTM counter is not reset</li> </ul>

Implements : FTM\_DRV\_SetChnIcrstCmd\_Activity

Definition at line 468 of file ftm\_common.h.

**14.30.5.49** `static void FTM_DRV_SetChnOutputInitStateCmd ( FTM_Type *const ftmBase, uint8_t channel, bool state ) [inline], [static]`

Sets the FTM peripheral timer channel output initial state 0 or 1.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number
in	<i>state</i>	Initial state for channels output <ul style="list-style-type: none"> <li>• true : The initialization value is 1</li> <li>• false: The initialization value is 0</li> </ul>

Implements : FTM\_DRV\_SetChnOutputInitStateCmd\_Activity

Definition at line 760 of file ftm\_common.h.

**14.30.5.50** `static void FTM_DRV_SetChnOutputMask ( FTM_Type *const ftmBase, uint8_t channel, bool mask ) [inline], [static]`

Sets the FTM peripheral timer channel output mask.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number
in	<i>mask</i>	Value to set Output Mask <ul style="list-style-type: none"> <li>• true : Channel output is masked</li> <li>• false: Channel output is not masked</li> </ul>

Implements : FTM\_DRV\_SetChnOutputMask\_Activity

Definition at line 733 of file `ftm_common.h`.

```
14.30.5.51 static void FTM_DRV_SetChnSoftwareCtrlCmd ( FTM_Type *const ftmBase, uint8_t channel, bool enable )
           [inline],[static]
```

Enables or disables the channel software output control.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	Channel to be enabled or disabled
in	<i>enable</i>	State of channel software output control <ul style="list-style-type: none"> <li>• true : To enable, channel output will be affected by software output control</li> <li>• false: To disable, channel output is unaffected</li> </ul>

Implements : `FTM_DRV_SetChnSoftwareCtrlCmd_Activity`

Definition at line 1182 of file `ftm_common.h`.

```
14.30.5.52 static void FTM_DRV_SetChnSoftwareCtrlVal ( FTM_Type *const ftmBase, uint8_t channel, bool enable )
           [inline],[static]
```

Sets the channel software output control value.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer.
in	<i>channel</i>	Channel to be configured
in	<i>enable</i>	State of software output control value <ul style="list-style-type: none"> <li>• true : to force 1 to the channel output</li> <li>• false: to force 0 to the channel output</li> </ul>

Implements : `FTM_DRV_SetChnSoftwareCtrlVal_Activity`

Definition at line 1209 of file `ftm_common.h`.

```
14.30.5.53 static void FTM_DRV_SetClockFilterPs ( FTM_Type *const ftmBase, uint8_t filterPrescale ) [inline],
           [static]
```

Sets the filter Pre-scaler divider.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>filterPrescale</i>	The FTM peripheral clock pre-scale divider

Implements : `FTM_DRV_SetClockFilterPs_Activity`

Definition at line 202 of file `ftm_common.h`.

```
14.30.5.54 static void FTM_DRV_SetCountReinitSyncCmd ( FTM_Type *const ftmBase, bool enable ) [inline],
           [static]
```

Determines if the FTM counter is re-initialized when the selected trigger for synchronization is detected.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	FTM counter re-initialization selection <ul style="list-style-type: none"> <li>• true : To update FTM counter when triggered</li> <li>• false: To count normally</li> </ul>

Implements : FTM\_DRV\_SetCountReinitSyncCmd\_Activity

Definition at line 877 of file ftm\_common.h.

**14.30.5.55** static void FTM\_DRV\_SetDualChnInvertCmd ( FTM\_Type \*const *ftmBase*, uint8\_t *chnlPairNum*, bool *enable* )  
[inline],[static]

Enables or disables the channel invert for a channel pair.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>chnlPairNum</i>	The FTM peripheral channel pair number
in	<i>enable</i>	State of channel invert for a channel pair <ul style="list-style-type: none"> <li>• true : To enable channel inverting</li> <li>• false: To disable channel inversion</li> </ul>

Implements : FTM\_DRV\_SetDualChnInvertCmd\_Activity

Definition at line 1155 of file ftm\_common.h.

**14.30.5.56** static void FTM\_DRV\_SetExtPairDeadtimeValue ( FTM\_Type \*const *ftmBase*, uint8\_t *channelPair*, uint8\_t *value* )  
[inline],[static]

Sets the FTM extended dead-time value for the channel pair.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channelPair</i>	The FTM peripheral channel pair (n)
in	<i>value</i>	The FTM peripheral extend pre-scale divider using the concatenation with the dead-time value

Implements : FTM\_DRV\_SetExtPairDeadtimeValue\_Activity

Definition at line 1408 of file ftm\_common.h.

**14.30.5.57** static void FTM\_DRV\_SetGlobalLoadCmd ( FTM\_Type \*const *ftmBase* ) [inline],[static]

Set the global load mechanism.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer <ul style="list-style-type: none"> <li>• true : LDOK bit is set</li> <li>• false: No action</li> </ul>
----	----------------	---

Implements : FTM\_DRV\_SetGlobalLoadCmd\_Activity

Definition at line 1235 of file ftm\_common.h.

**14.30.5.58** static void FTM\_DRV\_SetGlobalTimeBaseCmd ( FTM\_Type \*const *ftmBase*, bool *enable* ) [inline],[static]

Enables or disables the FTM timer global time base.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	State of global time base <ul style="list-style-type: none"> <li>• true : To enable</li> <li>• false: To disable</li> </ul>

Implements : FTM\_DRV\_SetGlobalTimeBaseCmd\_Activity

Definition at line 1379 of file ftm\_common.h.

**14.30.5.59** `static void FTM_DRV_SetGlobalTimeBaseOutputCmd ( FTM_Type *const ftmBase, bool enable ) [inline], [static]`

Enables or disables the FTM global time base signal generation to other FTM's.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	State of global time base signal <ul style="list-style-type: none"> <li>• true : To enable</li> <li>• false: To disable</li> </ul>

Implements : FTM\_DRV\_SetGlobalTimeBaseOutputCmd\_Activity

Definition at line 1363 of file ftm\_common.h.

**14.30.5.60** `static void FTM_DRV_SetHalfCycleCmd ( FTM_Type *const ftmBase, bool enable ) [inline], [static]`

Enable the half cycle reload.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	State of the half cycle match as a reload opportunity <ul style="list-style-type: none"> <li>• true : Half cycle reload is enabled</li> <li>• false: Half cycle reload is disabled</li> </ul>

Implements : FTM\_DRV\_SetHalfCycleCmd\_Activity

Definition at line 1273 of file ftm\_common.h.

**14.30.5.61** `status_t FTM_DRV_SetHalfCycleReloadPoint ( uint32_t instance, uint16_t reloadPoint, bool softwareTrigger )`

This function configure the value of the counter which will generates an reload point.

## Parameters

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>reloadPoint</i>	Counter value which generates the reload point.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update parameters.

## Returns

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 249 of file ftm\_common.c.

**14.30.5.62** `static void FTM_DRV_SetInitChnOutputCmd ( FTM_Type *const ftmBase, bool enable ) [inline], [static]`

Initializes the channels output.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	Initialize the channels output <ul style="list-style-type: none"> <li>• true : The channels output is initialized according to the state of OUT← INIT reg</li> <li>• false: No effect</li> </ul>

Implements : FTM\_DRV\_SetInitChnOutputCmd\_Activity

Definition at line 860 of file `ftm_common.h`.

**14.30.5.63** `status_t FTM_DRV_SetInitialCounterValue ( uint32_t instance, uint16_t counterValue, bool softwareTrigger )`

This function configure the initial counter value. The counter will get this value after an overflow event.

**Parameters**

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>counterValue</i>	Initial counter value.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update parameters.

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 225 of file `ftm_common.c`.

**14.30.5.64** `static void FTM_DRV_SetInitTrigOnReloadCmd ( FTM_Type *const ftmBase, bool enable ) [inline], [static]`

Enables or disables the FTM initialization trigger on Reload Point.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	bit controls whether an initialization trigger is generated <ul style="list-style-type: none"> <li>• true : Trigger is generated when a reload point is reached</li> <li>• false: Trigger is generated on counter wrap events</li> </ul>

Implements : FTM\_DRV\_SetInitTrigOnReloadCmd\_Activity

Definition at line 1347 of file `ftm_common.h`.

**14.30.5.65** `status_t FTM_DRV_SetInvertingControl ( uint32_t instance, uint8_t channelsPairMask, bool softwareTrigger )`

This function will configure if the second channel of a pair will be inverted or not.

**Parameters**

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>channelsPair↔ Mask</i>	The mask which will configure which channel pair will invert the second channel.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update registers.

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 321 of file `ftm_common.c`.

**14.30.5.66** `static void FTM_DRV_SetLoadCmd ( FTM_Type *const ftmBase, bool enable ) [inline],[static]`

Enable the global load.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	State of the global load mechanism <ul style="list-style-type: none"> <li>• true : Global Load OK enabled</li> <li>• false: Global Load OK disabled</li> </ul>

Implements : `FTM_DRV_SetLoadCmd_Activity`

Definition at line 1250 of file `ftm_common.h`.

**14.30.5.67** `static void FTM_DRV_SetLoadFreq ( FTM_Type *const ftmBase, uint8_t val ) [inline],[static]`

Sets the FTM timer TOF Frequency.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>val</i>	Value of the TOF bit set frequency

Implements : `FTM_DRV_SetLoadFreq_Activity`

Definition at line 1393 of file `ftm_common.h`.

**14.30.5.68** `status_t FTM_DRV_SetModuloCounterValue ( uint32_t instance, uint16_t counterValue, bool softwareTrigger )`

This function configure the maximum counter value.

**Parameters**

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>counterValue</i>	Maximum counter value
in	<i>softwareTrigger</i>	If true a software trigger is generate to update parameters

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 344 of file `ftm_common.c`.

14.30.5.69 `static void FTM_DRV_SetPairDeadtimeCount ( FTM_Type *const ftmBase, uint8_t channelPair, uint8_t count )`  
`[inline],[static]`

Sets the FTM dead-time value for the channel pair.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channelPair</i>	The FTM peripheral channel pair (n)
in	<i>count</i>	The FTM peripheral selects the dead-time value <ul style="list-style-type: none"> <li>• 0U : no counts inserted</li> <li>• 1U : 1 count is inserted</li> <li>• 2U : 2 count is inserted</li> <li>• ... up to a possible 63 counts</li> </ul>

Implements : FTM\_DRV\_SetPairDeadtimeCount\_Activity

Definition at line 1486 of file ftm\_common.h.

```
14.30.5.70 static void FTM_DRV_SetPairDeadtimePrescale ( FTM_Type *const ftmBase, uint8_t channelPair,
    ftm_deadtime_ps_t divider ) [inline],[static]
```

Sets the FTM dead time divider for the channel pair.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channelPair</i>	The FTM peripheral channel pair (n)
in	<i>divider</i>	The FTM peripheral pre-scaler divider <ul style="list-style-type: none"> <li>• FTM_DEADTIME_DIVID_BY_1 : Divide by 1</li> <li>• FTM_DEADTIME_DIVID_BY_4 : Divide by 4</li> <li>• FTM_DEADTIME_DIVID_BY_16: Divide by 16</li> </ul>

Implements : FTM\_DRV\_SetPairDeadtimePrescale\_Activity

Definition at line 1447 of file ftm\_common.h.

```
14.30.5.71 static void FTM_DRV_SetPwmLoadChnSelCmd ( FTM_Type *const ftmBase, uint8_t channel, bool enable )
    [inline],[static]
```

Includes or excludes the channel in the matching process.

## Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	Channel to be configured
in	<i>enable</i>	State of channel <ul style="list-style-type: none"> <li>• true : means include the channel in the matching process</li> <li>• false: means do not include channel in the matching process</li> </ul>

Implements : FTM\_DRV\_SetPwmLoadChnSelCmd\_Activity

Definition at line 1320 of file ftm\_common.h.

```
14.30.5.72 static void FTM_DRV_SetPwmLoadCmd ( FTM_Type *const ftmBase, bool enable ) [inline],[static]
```

Enables or disables the loading of MOD, CNTIN and CV with values of their write buffer.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	State of loading updated values <ul style="list-style-type: none"> <li>• true : To enable</li> <li>• false: To disable</li> </ul>

Implements : FTM\_DRV\_SetPwmLoadCmd\_Activity

Definition at line 1296 of file ftm\_common.h.

**14.30.5.73** static void FTM\_DRV\_SetQuadMode ( FTM\_Type \*const *ftmBase*, ftm\_quad\_decode\_mode\_t *quadMode* )  
[inline],[static]

Sets the encoding mode used in quadrature decoding mode.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>quadMode</i>	Quadrature decoder mode selection <ul style="list-style-type: none"> <li>• FTM_QUAD_PHASE_ENCODE: Phase A and Phase B encoding mode</li> <li>• FTM_QUAD_COUNT_AND_DIR: Count and direction encoding mode</li> </ul>

Implements : FTM\_DRV\_SetQuadMode\_Activity

Definition at line 1106 of file ftm\_common.h.

**14.30.5.74** static void FTM\_DRV\_SetQuadPhaseAPolarity ( FTM\_Type \*const *ftmBase*, ftm\_quad\_phase\_polarity\_t *mode* )  
[inline],[static]

Selects polarity for the quadrature decode phase A input.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>mode</i>	Phase A input polarity selection <ul style="list-style-type: none"> <li>• FTM_QUAD_PHASE_NORMAL: Normal polarity</li> <li>• FTM_QUAD_PHASE_INVERT: Inverted polarity</li> </ul>

Implements : FTM\_DRV\_SetQuadPhaseAPolarity\_Activity

Definition at line 1074 of file ftm\_common.h.

**14.30.5.75** static void FTM\_DRV\_SetQuadPhaseBFilterCmd ( FTM\_Type \*const *ftmBase*, bool *enable* ) [inline],  
[static]

Enables or disables the phase B input filter.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	State of phase B input filter <ul style="list-style-type: none"> <li>• true : Enables the phase input filter</li> <li>• false: Disables the filter</li> </ul>

Implements : FTM\_DRV\_SetQuadPhaseBFilterCmd\_Activity

Definition at line 1051 of file ftm\_common.h.

```
14.30.5.76 static void FTM_DRV_SetQuadPhaseBPolarity ( FTM_Type *const ftmBase, ftm_quad_phase_polarity_t mode
) [inline],[static]
```

Selects polarity for the quadrature decode phase B input.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>mode</i>	Phase B input polarity selection <ul style="list-style-type: none"> <li>• FTM_QUAD_PHASE_NORMAL: Normal polarity</li> <li>• FTM_QUAD_PHASE_INVERT: Inverted polarity</li> </ul>

Implements : FTM\_DRV\_SetQuadPhaseBPolarity\_Activity

Definition at line 1090 of file *ftm\_common.h*.

```
14.30.5.77 static void FTM_DRV_SetRelIntEnabledCmd ( FTM_Type *const ftmBase, bool enable ) [inline],
[static]
```

Set the FTM reload interrupt enable.

#### Parameters

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>enable</i>	- true : Reload interrupt is enabled <ul style="list-style-type: none"> <li>• false: Reload interrupt is disabled</li> </ul>

Implements : FTM\_DRV\_SetRelIntEnabledCmd\_Activity

Definition at line 311 of file *ftm\_common.h*.

```
14.30.5.78 status_t FTM_DRV_SetSoftOutChnValue ( uint32_t instance, uint8_t channelsValues, bool softwareTrigger )
```

This function will force the output value of a channel to a specific value. Before using this function it's mandatory to mask the match events using FTM\_DRV\_MaskOutputChannels and to enable software output control using FTM\_DRV\_SetSoftwareOutputChannelControl.

#### Parameters

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>channelsValues</i>	The values which will be software configured for channels.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update registers

#### Returns

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 275 of file *ftm\_common.c*.

```
14.30.5.79 status_t FTM_DRV_SetSoftwareOutputChannelControl ( uint32_t instance, uint8_t channelsMask, bool softwareTrigger )
```

This function will configure which output channel can be software controlled.

**Parameters**

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>channelsMask</i>	The mask which will configure the channels which can be software controlled.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update registers

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 298 of file ftm\_common.c.

**14.30.5.80** `status_t FTM_DRV_SetSync ( uint32_t instance, const ftm_pwm_sync_t * param )`

This function configures sync mechanism for some FTM registers (MOD, CNINT, HCR, CnV, OUTMASK, INVCTRL, SWOCTRL).

**Parameters**

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>param</i>	The sync configuration structure.

**Returns**

operation status

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 370 of file ftm\_common.c.

**14.30.5.81** `static void FTM_DRV_SetTrigModeControlCmd ( FTM_Type *const ftmBase, uint8_t channel, bool enable )`  
`[inline], [static]`

Enables or disables the trigger generation on FTM channel outputs.

**Parameters**

in	<i>ftmBase</i>	The FTM base address pointer
in	<i>channel</i>	The FTM peripheral channel number
in	<i>enable</i>	Trigger mode control <ul style="list-style-type: none"> <li>• false : Enable PWM output without generating a pulse</li> <li>• true : Disable a trigger generation on channel output</li> </ul>

Implements : FTM\_DRV\_SetTrigModeControlCmd\_Activity

Definition at line 583 of file ftm\_common.h.

**14.30.6 Variable Documentation**

**14.30.6.1** `ftm_state_t* ftmStatePtr[FTM_INSTANCE_COUNT]`

Pointer to runtime state structure.

Definition at line 83 of file ftm\_common.c.

**14.30.6.2 FTM\_Type\* const g\_ftmBase[FTM\_INSTANCE\_COUNT]**

Table of base addresses for FTM instances.

Definition at line 70 of file ftm\_common.c.

**14.30.6.3 const IRQn\_Type g\_ftmFaultIrqId[FTM\_INSTANCE\_COUNT]**

Definition at line 74 of file ftm\_common.c.

**14.30.6.4 const IRQn\_Type g\_ftmIrqId[FTM\_INSTANCE\_COUNT][FEATURE\_FTM\_CHANNEL\_COUNT]**

Interrupt vectors for the FTM peripheral.

Definition at line 73 of file ftm\_common.c.

**14.30.6.5 const IRQn\_Type g\_ftmOverflowIrqId[FTM\_INSTANCE\_COUNT]**

Definition at line 75 of file ftm\_common.c.

**14.30.6.6 const IRQn\_Type g\_ftmReloadIrqId[FTM\_INSTANCE\_COUNT]**

Definition at line 76 of file ftm\_common.c.

## 14.31 FTM Input Capture Driver

### 14.31.1 Detailed Description

FlexTimer Peripheral Input Capture Driver.

#### Data Structures

- struct [ftm\\_input\\_ch\\_param\\_t](#)  
*FlexTimer driver Input capture parameters for each channel. [More...](#)*
- struct [ftm\\_input\\_param\\_t](#)  
*FlexTimer driver input capture parameters. [More...](#)*

#### Enumerations

- enum [ftm\\_input\\_op\\_mode\\_t](#) { [FTM\\_EDGE\\_DETECT](#) = 0U, [FTM\\_SIGNAL\\_MEASUREMENT](#) = 1U, [FTM\\_NO\\_OPERATION](#) = 2U }  
*FTM status.*
- enum [ftm\\_signal\\_measurement\\_mode\\_t](#) { [FTM\\_NO\\_MEASUREMENT](#) = 0x00U, [FTM\\_RISING\\_EDGE\\_PERIOD\\_MEASUREMENT](#) = 0x01U, [FTM\\_FALLING\\_EDGE\\_PERIOD\\_MEASUREMENT](#) = 0x02U, [FTM\\_PERIOD\\_ON\\_MEASUREMENT](#) = 0x03U, [FTM\\_PERIOD\\_OFF\\_MEASUREMENT](#) = 0x04U }  
*FlexTimer input capture measurement type for dual edge input capture.*
- enum [ftm\\_edge\\_alignment\\_mode\\_t](#) { [FTM\\_NO\\_PIN\\_CONTROL](#) = 0x00U, [FTM\\_RISING\\_EDGE](#) = 0x01U, [FTM\\_FALLING\\_EDGE](#) = 0x02U, [FTM\\_BOTH\\_EDGES](#) = 0x03U }  
*FlexTimer input capture edge mode, rising edge, or falling edge.*

#### Functions

- status\_t [FTM\\_DRV\\_InitInputCapture](#) (uint32\_t instance, const [ftm\\_input\\_param\\_t](#) \*param)  
*Configures Channel Input Capture for either getting time-stamps on edge detection or on signal measurement. When the edge specified in the captureMode argument occurs on the channel the FTM counter is captured into the CnV register. The user will have to read the CnV register separately to get this value. The filter function is disabled if the filterVal argument passed in is 0. The filter function is available only on channels 0,1,2,3.*
- status\_t [FTM\\_DRV\\_DeinitInputCapture](#) (uint32\_t instance, const [ftm\\_input\\_param\\_t](#) \*param)  
*Disables input capture mode and clears FTM timer configuration.*
- uint16\_t [FTM\\_DRV\\_GetInputCaptureMeasurement](#) (uint32\_t instance, uint8\_t channel)  
*This function is used to calculate the measurement and/or time stamps values which are read from the C(n, n+1)V registers and stored to the static buffers.*
- status\_t [FTM\\_DRV\\_StartNewSignalMeasurement](#) (uint32\_t instance, uint8\_t channel)  
*Starts new single-shot signal measurement of the given channel.*

### 14.31.2 Data Structure Documentation

#### 14.31.2.1 struct [ftm\\_input\\_ch\\_param\\_t](#)

FlexTimer driver Input capture parameters for each channel.

Implements : [ftm\\_input\\_ch\\_param\\_t\\_Class](#)

Definition at line 86 of file [ftm\\_ic\\_driver.h](#).

### Data Fields

- [uint8\\_t hwChannelId](#)
- [ftm\\_input\\_op\\_mode\\_t inputMode](#)
- [ftm\\_edge\\_alignment\\_mode\\_t edgeAlignment](#)
- [ftm\\_signal\\_measurement\\_mode\\_t measurementType](#)
- [uint16\\_t filterValue](#)
- [bool filterEn](#)
- [bool continuousModeEn](#)
- [void \\* channelsCallbacksParams](#)
- [ftm\\_channel\\_event\\_callback\\_t channelsCallbacks](#)

### Field Documentation

#### 14.31.2.1.1 [ftm\\_channel\\_event\\_callback\\_t channelsCallbacks](#)

Vector of callbacks for channels events

Definition at line 96 of file `ftm_ic_driver.h`.

#### 14.31.2.1.2 [void\\* channelsCallbacksParams](#)

Vector of callbacks parameters for channels events

Definition at line 95 of file `ftm_ic_driver.h`.

#### 14.31.2.1.3 [bool continuousModeEn](#)

Continuous measurement state

Definition at line 94 of file `ftm_ic_driver.h`.

#### 14.31.2.1.4 [ftm\\_edge\\_alignment\\_mode\\_t edgeAlignment](#)

Edge alignment Mode for signal measurement

Definition at line 90 of file `ftm_ic_driver.h`.

#### 14.31.2.1.5 [bool filterEn](#)

Input capture filter state

Definition at line 93 of file `ftm_ic_driver.h`.

#### 14.31.2.1.6 [uint16\\_t filterValue](#)

Filter Value

Definition at line 92 of file `ftm_ic_driver.h`.

#### 14.31.2.1.7 [uint8\\_t hwChannelId](#)

Physical hardware channel ID

Definition at line 88 of file `ftm_ic_driver.h`.

#### 14.31.2.1.8 [ftm\\_input\\_op\\_mode\\_t inputMode](#)

FlexTimer module mode of operation

Definition at line 89 of file `ftm_ic_driver.h`.

#### 14.31.2.1.9 [ftm\\_signal\\_measurement\\_mode\\_t measurementType](#)

Measurement Mode for signal measurement

Definition at line 91 of file `ftm_ic_driver.h`.

#### 14.31.2.2 struct `ftm_input_param_t`

FlexTimer driver input capture parameters.

Implements : `ftm_input_param_t_Class`

Definition at line 104 of file `ftm_ic_driver.h`.

#### Data Fields

- `uint8_t nNumChannels`
- `uint16_t nMaxCountValue`
- `const ftm_input_ch_param_t * inputChConfig`

#### Field Documentation

##### 14.31.2.2.1 `const ftm_input_ch_param_t * inputChConfig`

Input capture channels configuration

Definition at line 108 of file `ftm_ic_driver.h`.

##### 14.31.2.2.2 `uint16_t nMaxCountValue`

Maximum counter value. Minimum value is 0 for this mode

Definition at line 107 of file `ftm_ic_driver.h`.

##### 14.31.2.2.3 `uint8_t nNumChannels`

Number of input capture channel used

Definition at line 106 of file `ftm_ic_driver.h`.

#### 14.31.3 Enumeration Type Documentation

##### 14.31.3.1 enum `ftm_edge_alignment_mode_t`

FlexTimer input capture edge mode, rising edge, or falling edge.

Implements : `ftm_edge_alignment_mode_t_Class`

#### Enumerator

- `FTM_NO_PIN_CONTROL`** No trigger
- `FTM_RISING_EDGE`** Rising edge trigger
- `FTM_FALLING_EDGE`** Falling edge trigger
- `FTM_BOTH_EDGES`** Rising and falling edge trigger

Definition at line 73 of file `ftm_ic_driver.h`.

##### 14.31.3.2 enum `ftm_input_op_mode_t`

FTM status.

Implements : `ftm_input_op_mode_t_Class`

#### Enumerator

- `FTM_EDGE_DETECT`** FTM edge detect
- `FTM_SIGNAL_MEASUREMENT`** FTM signal measurement

**FTM\_NO\_OPERATION** FTM no operation

Definition at line 47 of file ftm\_ic\_driver.h.

#### 14.31.3.3 enum ftm\_signal\_measurement\_mode\_t

FlexTimer input capture measurement type for dual edge input capture.

Implements : ftm\_signal\_measurement\_mode\_t\_Class

#### Enumerator

**FTM\_NO\_MEASUREMENT** No measurement

**FTM\_RISING\_EDGE\_PERIOD\_MEASUREMENT** Period measurement between two consecutive rising edges

**FTM\_FALLING\_EDGE\_PERIOD\_MEASUREMENT** Period measurement between two consecutive falling edges

**FTM\_PERIOD\_ON\_MEASUREMENT** The time measurement taken for the pulse to remain ON or HIGH state

**FTM\_PERIOD\_OFF\_MEASUREMENT** The time measurement taken for the pulse to remain OFF or LOW state

Definition at line 59 of file ftm\_ic\_driver.h.

#### 14.31.4 Function Documentation

##### 14.31.4.1 status\_t FTM\_DRV\_DeinitInputCapture ( uint32\_t instance, const ftm\_input\_param\_t \* param )

Disables input capture mode and clears FTM timer configuration.

#### Parameters

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>param</i>	Configuration of the output compare channel.

#### Returns

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 236 of file ftm\_ic\_driver.c.

##### 14.31.4.2 uint16\_t FTM\_DRV\_GetInputCaptureMeasurement ( uint32\_t instance, uint8\_t channel )

This function is used to calculate the measurement and/or time stamps values which are read from the C(n, n+1)V registers and stored to the static buffers.

#### Parameters

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>channel</i>	For getting the time stamp of the last edge (in normal input capture) this parameter represents the channel number. For getting the last measured value (in dual edge input capture) this parameter is the lowest channel number of the pair (EX: 0, 2, 4, 6).

#### Returns

value The measured value

Definition at line 288 of file ftm\_ic\_driver.c.

#### 14.31.4.3 `status_t FTM_DRV_InitInputCapture ( uint32_t instance, const ftm_input_param_t * param )`

Configures Channel Input Capture for either getting time-stamps on edge detection or on signal measurement . When the edge specified in the captureMode argument occurs on the channel the FTM counter is captured into the CnV register. The user will have to read the CnV register separately to get this value. The filter function is disabled if the filterVal argument passed in is 0. The filter function is available only on channels 0,1,2,3.

##### Parameters

<code>in</code>	<code>instance</code>	The FTM peripheral instance number.
<code>in</code>	<code>param</code>	Configuration of the input capture channel.

##### Returns

###### success

- `STATUS_SUCCESS` : Completed successfully.
- `STATUS_ERROR` : Error occurred.

Definition at line 91 of file `ftm_ic_driver.c`.

#### 14.31.4.4 `status_t FTM_DRV_StartNewSignalMeasurement ( uint32_t instance, uint8_t channel )`

Starts new single-shot signal measurement of the given channel.

##### Parameters

<code>in</code>	<code>instance</code>	The FTM peripheral instance number.
<code>in</code>	<code>channel</code>	Configuration of the output compare channel.

##### Returns

###### success

- `STATUS_SUCCESS` : Completed successfully.
- `STATUS_ERROR` : Error occurred.

Definition at line 306 of file `ftm_ic_driver.c`.

## 14.32 FTM Module Counter Driver

### 14.32.1 Detailed Description

FlexTimer Peripheral Driver.

#### Data Structures

- struct [ftm\\_timer\\_param\\_t](#)  
*FlexTimer driver timer mode configuration structure. [More...](#)*

#### Functions

- status\_t [FTM\\_DRV\\_InitCounter](#) (uint32\_t instance, const [ftm\\_timer\\_param\\_t](#) \*timer)  
*Initialize the FTM counter.*
- status\_t [FTM\\_DRV\\_CounterStart](#) (uint32\_t instance)  
*Starts the FTM counter.*
- status\_t [FTM\\_DRV\\_CounterStop](#) (uint32\_t instance)  
*Stops the FTM counter.*
- uint32\_t [FTM\\_DRV\\_CounterRead](#) (uint32\_t instance)  
*Reads back the current value of the FTM counter.*

### 14.32.2 Data Structure Documentation

#### 14.32.2.1 struct [ftm\\_timer\\_param\\_t](#)

FlexTimer driver timer mode configuration structure.

Implements : [ftm\\_timer\\_param\\_t\\_Class](#)

Definition at line 47 of file [ftm\\_mc\\_driver.h](#).

#### Data Fields

- [ftm\\_config\\_mode\\_t](#) mode
- uint16\_t initialValue
- uint16\_t finalValue

#### Field Documentation

##### 14.32.2.1.1 uint16\_t finalValue

Final counter value

Definition at line 51 of file [ftm\\_mc\\_driver.h](#).

##### 14.32.2.1.2 uint16\_t initialValue

Initial counter value

Definition at line 50 of file [ftm\\_mc\\_driver.h](#).

##### 14.32.2.1.3 [ftm\\_config\\_mode\\_t](#) mode

FTM mode

Definition at line 49 of file [ftm\\_mc\\_driver.h](#).

### 14.32.3 Function Documentation

#### 14.32.3.1 uint32\_t FTM\_DRV\_CounterRead ( uint32\_t *instance* )

Reads back the current value of the FTM counter.

##### Parameters

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
-----------	-----------------	-------------------------------------

##### Returns

The current counter value

Definition at line 153 of file `ftm_mc_driver.c`.

#### 14.32.3.2 status\_t FTM\_DRV\_CounterStart ( uint32\_t *instance* )

Starts the FTM counter.

##### Parameters

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
-----------	-----------------	-------------------------------------

##### Returns

operation status

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 112 of file `ftm_mc_driver.c`.

#### 14.32.3.3 status\_t FTM\_DRV\_CounterStop ( uint32\_t *instance* )

Stops the FTM counter.

##### Parameters

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
-----------	-----------------	-------------------------------------

##### Returns

operation status

- STATUS\_SUCCESS : Completed successfully.

Definition at line 133 of file `ftm_mc_driver.c`.

#### 14.32.3.4 status\_t FTM\_DRV\_InitCounter ( uint32\_t *instance*, const ftm\_timer\_param\_t \* *timer* )

Initialize the FTM counter.

Starts the FTM counter. This function provides access to the FTM counter settings. The counter can be run in Up counting and Up-down counting modes. To run the counter in Free running mode, choose Up counting option and provide 0x0 for the countStartVal and 0xFFFF for countFinalVal. Please call this function only when FTM is used as timer/counter.

##### Parameters

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
<i>in</i>	<i>timer</i>	Timer configuration structure.

**Returns**

operation status

- STATUS\_SUCCESS : Initialized successfully.

Definition at line 53 of file `ftm_mc_driver.c`.

## 14.33 FTM Output Compare Driver

### 14.33.1 Detailed Description

FlexTimer Peripheral Output Compare Driver.

#### Data Structures

- struct [ftm\\_output\\_cmp\\_ch\\_param\\_t](#)  
*FlexTimer driver PWM parameters. [More...](#)*
- struct [ftm\\_output\\_cmp\\_param\\_t](#)  
*FlexTimer driver PWM parameters. [More...](#)*

#### Enumerations

- enum [ftm\\_output\\_compare\\_mode\\_t](#) { [FTM\\_DISABLE\\_OUTPUT](#) = 0x00U, [FTM\\_TOGGLE\\_ON\\_MATCH](#) = 0x01U, [FTM\\_CLEAR\\_ON\\_MATCH](#) = 0x02U, [FTM\\_SET\\_ON\\_MATCH](#) = 0x03U }  
*FlexTimer Mode configuration for output compare mode.*
- enum [ftm\\_output\\_compare\\_update\\_t](#) { [FTM\\_RELATIVE\\_VALUE](#) = 0x00U, [FTM\\_ABSOLUTE\\_VALUE](#) = 0x01U }  
*FlexTimer input capture type of the next output compare value.*

#### Functions

- status\_t [FTM\\_DRV\\_InitOutputCompare](#) (uint32\_t instance, const [ftm\\_output\\_cmp\\_param\\_t](#) \*param)  
*Configures the FTM to generate timed pulses(Output compare mode).*
- status\_t [FTM\\_DRV\\_DeinitOutputCompare](#) (uint32\_t instance, const [ftm\\_output\\_cmp\\_param\\_t](#) \*param)  
*Disables compare match output control and clears FTM timer configuration.*
- status\_t [FTM\\_DRV\\_UpdateOutputCompareChannel](#) (uint32\_t instance, uint8\_t channel, uint16\_t next←ComparematchValue, [ftm\\_output\\_compare\\_update\\_t](#) update, bool softwareTrigger)  
*Sets the next compare match value based on the current counter value.*

### 14.33.2 Data Structure Documentation

#### 14.33.2.1 struct ftm\_output\_cmp\_ch\_param\_t

FlexTimer driver PWM parameters.

Implements : [ftm\\_output\\_cmp\\_ch\\_param\\_t\\_Class](#)

Definition at line 71 of file [ftm\\_oc\\_driver.h](#).

#### Data Fields

- uint8\_t [hwChannelId](#)
- [ftm\\_output\\_compare\\_mode\\_t](#) [chMode](#)
- uint16\_t [comparedValue](#)
- bool [enableExternalTrigger](#)

#### Field Documentation

##### 14.33.2.1.1 [ftm\\_output\\_compare\\_mode\\_t](#) [chMode](#)

Channel output mode

Definition at line 74 of file [ftm\\_oc\\_driver.h](#).

#### 14.33.2.1.2 uint16\_t comparedValue

The compared value

Definition at line 75 of file `ftm_oc_driver.h`.

#### 14.33.2.1.3 bool enableExternalTrigger

true: enable the generation of a trigger is used for on-chip modules false: disable the generation of a trigger

Definition at line 76 of file `ftm_oc_driver.h`.

#### 14.33.2.1.4 uint8\_t hwChannelId

Physical hardware channel ID

Definition at line 73 of file `ftm_oc_driver.h`.

#### 14.33.2.2 struct ftm\_output\_cmp\_param\_t

FlexTimer driver PWM parameters.

Implements : `ftm_output_cmp_param_t_Class`

Definition at line 85 of file `ftm_oc_driver.h`.

##### Data Fields

- [uint8\\_t nNumOutputChannels](#)
- [ftm\\_config\\_mode\\_t mode](#)
- [uint16\\_t maxCountValue](#)
- `const ftm\_output\_cmp\_ch\_param\_t * outputChannelConfig`

##### Field Documentation

#### 14.33.2.2.1 uint16\_t maxCountValue

Maximum count value in ticks

Definition at line 89 of file `ftm_oc_driver.h`.

#### 14.33.2.2.2 ftm\_config\_mode\_t mode

FlexTimer PWM operation mode

Definition at line 88 of file `ftm_oc_driver.h`.

#### 14.33.2.2.3 uint8\_t nNumOutputChannels

Number of output compare channels

Definition at line 87 of file `ftm_oc_driver.h`.

#### 14.33.2.2.4 const ftm\_output\_cmp\_ch\_param\_t\* outputChannelConfig

Output compare channels configuration

Definition at line 90 of file `ftm_oc_driver.h`.

### 14.33.3 Enumeration Type Documentation

#### 14.33.3.1 enum ftm\_output\_compare\_mode\_t

FlexTimer Mode configuration for output compare mode.

Implements : `ftm_output_compare_mode_t_Class`

#### Enumerator

- `FTM_DISABLE_OUTPUT`** No action on output pin
- `FTM_TOGGLE_ON_MATCH`** Toggle on match
- `FTM_CLEAR_ON_MATCH`** Clear on match
- `FTM_SET_ON_MATCH`** Set on match

Definition at line 47 of file `ftm_oc_driver.h`.

#### 14.33.3.2 enum `ftm_output_compare_update_t`

FlexTimer input capture type of the next output compare value.

Implements : `ftm_output_compare_update_t_Class`

#### Enumerator

- `FTM_RELATIVE_VALUE`** Next compared value is relative to current value
- `FTM_ABSOLUTE_VALUE`** Next compared value is absolute

Definition at line 60 of file `ftm_oc_driver.h`.

#### 14.33.4 Function Documentation

##### 14.33.4.1 `status_t FTM_DRV_DeinitOutputCompare ( uint32_t instance, const ftm_output_cmp_param_t * param )`

Disables compare match output control and clears FTM timer configuration.

#### Parameters

<code>in</code>	<code>instance</code>	The FTM peripheral instance number.
<code>in</code>	<code>param</code>	Configuration of the output compare channel

#### Returns

success

- `STATUS_SUCCESS` : Completed successfully.
- `STATUS_ERROR` : Error occurred.

Definition at line 108 of file `ftm_oc_driver.c`.

##### 14.33.4.2 `status_t FTM_DRV_InitOutputCompare ( uint32_t instance, const ftm_output_cmp_param_t * param )`

Configures the FTM to generate timed pulses(Output compare mode).

When the FTM counter matches the value of `CnV`, the channel output is changed based on what is specified in the `compareMode` argument. The signal period can be modified using `param->MaxCountValue`. After this function max counter value and `CnV` are equal. `FTM_DRV_SetNextComparematchValue` function can be used to change `CnV` value.

#### Parameters

<code>in</code>	<code>instance</code>	The FTM peripheral instance number.
-----------------	-----------------------	-------------------------------------

<i>in</i>	<i>param</i>	configuration of the output compare channels
-----------	--------------	--

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 45 of file `ftm_oc_driver.c`.

14.33.4.3 `status_t FTM_DRV_UpdateOutputCompareChannel ( uint32_t instance, uint8_t channel, uint16_t nextComparematchValue, ftm_output_compare_update_t update, bool softwareTrigger )`

Sets the next compare match value based on the current counter value.

**Parameters**

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
<i>in</i>	<i>channel</i>	Configuration of the output compare channel
<i>in</i>	<i>next↔ Comparematch↔ Value</i>	Timer value in ticks until the next compare match event should appear
<i>in</i>	<i>update</i>	<ul style="list-style-type: none"> <li>• FTM_RELATIVE_VALUE : nextComparemantchValue will be added to current counter value</li> <li>• FTM_ABSOLUTE_VALUE : nextComparemantchValue will be written in counter register as it is</li> </ul>
<i>in</i>	<i>softwareTrigger</i>	This parameter will be true if software trigger sync is enabled and the user want to generate a software trigger (the value from buffer will be moved to register immediate or at next loading point depending on the sync configuration). Otherwise this parameter must be false and the next compared value will be stored in buffer until a trigger signal will be received.

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 150 of file `ftm_oc_driver.c`.

## 14.34 FTM Pulse Width Modulation Driver

### 14.34.1 Detailed Description

FlexTimer Peripheral Pulse Width Modulation Driver.

#### Data Structures

- struct [ftm\\_pwm\\_ch\\_fault\\_param\\_t](#)  
*FlexTimer driver PWM Fault channel parameters. [More...](#)*
- struct [ftm\\_pwm\\_fault\\_param\\_t](#)  
*FlexTimer driver PWM Fault parameter. [More...](#)*
- struct [ftm\\_independent\\_ch\\_param\\_t](#)  
*FlexTimer driver independent PWM parameter. [More...](#)*
- struct [ftm\\_combined\\_ch\\_param\\_t](#)  
*FlexTimer driver combined PWM parameter. [More...](#)*
- struct [ftm\\_pwm\\_param\\_t](#)  
*FlexTimer driver PWM parameters. [More...](#)*

#### Macros

- #define [FTM\\_MAX\\_DUTY\\_CYCLE](#) (0x8000U)  
*Maximum value for PWM duty cycle.*
- #define [FTM\\_DUTY\\_TO\\_TICKS\\_SHIFT](#) (15U)  
*Shift value which converts duty to ticks.*

#### Enumerations

- enum [ftm\\_pwm\\_update\\_option\\_t](#) { [FTM\\_PWM\\_UPDATE\\_IN\\_DUTY\\_CYCLE](#) = 0x00U, [FTM\\_PWM\\_UPDATE\\_IN\\_TICKS](#) = 0x01U }  
*FlexTimer Configure type of PWM update in the duty cycle or in ticks.*

#### Functions

- status\_t [FTM\\_DRV\\_DeinitPwm](#) (uint32\_t instance)  
*Stops all PWM channels .*
- status\_t [FTM\\_DRV\\_InitPwm](#) (uint32\_t instance, const [ftm\\_pwm\\_param\\_t](#) \*param)  
*Configures the duty cycle and frequency and starts outputting the PWM on all channels configured in param.*
- status\_t [FTM\\_DRV\\_UpdatePwmChannel](#) (uint32\_t instance, uint8\_t channel, [ftm\\_pwm\\_update\\_option\\_t](#) typeOfUpdate, uint16\_t firstEdge, uint16\_t secondEdge, bool softwareTrigger)  
*This function updates the waveform output in PWM mode (duty cycle and phase).*
- status\_t [FTM\\_DRV\\_FastUpdatePwmChannels](#) (uint32\_t instance, uint8\_t numberOfChannels, const uint8\_t \*channels, const uint16\_t \*duty, bool softwareTrigger)  
*This function will update the duty cycle of PWM output for multiple channels.*
- status\_t [FTM\\_DRV\\_UpdatePwmPeriod](#) (uint32\_t instance, [ftm\\_pwm\\_update\\_option\\_t](#) typeOfUpdate, uint32\_t newValue, bool softwareTrigger)  
*This function will update the new period in the frequency or in the counter value into mode register which modify the period of PWM signal on the channel output.*

### 14.34.2 Data Structure Documentation

#### 14.34.2.1 struct `ftm_pwm_ch_fault_param_t`

FlexTimer driver PWM Fault channel parameters.

Implements : `ftm_pwm_ch_fault_param_t_Class`

Definition at line 63 of file `ftm_pwm_driver.h`.

#### Data Fields

- bool [faultChannelEnabled](#)
- bool [faultFilterEnabled](#)
- `ftm_polarity_t` [ftmFaultPinPolarity](#)

#### Field Documentation

##### 14.34.2.1.1 bool `faultChannelEnabled`

Fault channel state

Definition at line 65 of file `ftm_pwm_driver.h`.

##### 14.34.2.1.2 bool `faultFilterEnabled`

Fault channel filter state

Definition at line 66 of file `ftm_pwm_driver.h`.

##### 14.34.2.1.3 `ftm_polarity_t` `ftmFaultPinPolarity`

Channel output state on fault

Definition at line 67 of file `ftm_pwm_driver.h`.

#### 14.34.2.2 struct `ftm_pwm_fault_param_t`

FlexTimer driver PWM Fault parameter.

Implements : `ftm_pwm_fault_param_t_Class`

Definition at line 75 of file `ftm_pwm_driver.h`.

#### Data Fields

- bool [pwmOutputStateOnFault](#)
- bool [pwmFaultInterrupt](#)
- `uint8_t` [faultFilterValue](#)
- `ftm_fault_mode_t` [faultMode](#)
- [ftm\\_pwm\\_ch\\_fault\\_param\\_t](#) [ftmFaultChannelParam](#) [FTM\_FEATURE\_FAULT\_CHANNELS]

#### Field Documentation

##### 14.34.2.2.1 `uint8_t` `faultFilterValue`

Fault filter value

Definition at line 79 of file `ftm_pwm_driver.h`.

##### 14.34.2.2.2 `ftm_fault_mode_t` `faultMode`

Fault mode

Definition at line 80 of file `ftm_pwm_driver.h`.

#### 14.34.2.2.3 `ftm_pwm_ch_fault_param_t` `ftmFaultChannelParam`[FTM\_FEATURE\_FAULT\_CHANNELS]

Fault channels configuration

Definition at line 81 of file `ftm_pwm_driver.h`.

#### 14.34.2.2.4 `bool` `pwmFaultInterrupt`

PWM fault interrupt state

Definition at line 78 of file `ftm_pwm_driver.h`.

#### 14.34.2.2.5 `bool` `pwmOutputStateOnFault`

Output pin state on fault

Definition at line 77 of file `ftm_pwm_driver.h`.

#### 14.34.2.3 `struct` `ftm_independent_ch_param_t`

FlexTimer driver independent PWM parameter.

Implements : `ftm_independent_ch_param_t_Class`

Definition at line 89 of file `ftm_pwm_driver.h`.

#### Data Fields

- `uint8_t` `hwChannelId`
- `ftm_polarity_t` `polarity`
- `uint16_t` `uDutyCyclePercent`
- `bool` `enableExternalTrigger`

#### Field Documentation

##### 14.34.2.3.1 `bool` `enableExternalTrigger`

true: enable the generation of a trigger is used for on-chip modules false: disable the generation of a trigger

Definition at line 95 of file `ftm_pwm_driver.h`.

##### 14.34.2.3.2 `uint8_t` `hwChannelId`

Physical hardware channel ID

Definition at line 91 of file `ftm_pwm_driver.h`.

##### 14.34.2.3.3 `ftm_polarity_t` `polarity`

PWM output polarity

Definition at line 92 of file `ftm_pwm_driver.h`.

##### 14.34.2.3.4 `uint16_t` `uDutyCyclePercent`

PWM pulse width, value should be between 0 (0%) to `FTM_MAX_DUTY_CYCLE` (100%)

Definition at line 93 of file `ftm_pwm_driver.h`.

#### 14.34.2.4 `struct` `ftm_combined_ch_param_t`

FlexTimer driver combined PWM parameter.

Implements : `ftm_combined_ch_param_t_Class`

Definition at line 104 of file `ftm_pwm_driver.h`.

### Data Fields

- uint8\_t [hwChannelId](#)
- uint16\_t [firstEdge](#)
- uint16\_t [secondEdge](#)
- bool [deadTime](#)
- bool [enableModifiedCombine](#)
- ftm\_polarity\_t [mainChannelPolarity](#)
- bool [enableSecondChannelOutput](#)
- ftm\_second\_channel\_polarity\_t [secondChannelPolarity](#)
- bool [enableExternalTrigger](#)
- bool [enableExternalTriggerOnNextChn](#)

### Field Documentation

#### 14.34.2.4.1 bool [deadTime](#)

Enable/disable dead time for channel

Definition at line 111 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.2 bool [enableExternalTrigger](#)

The generation of the channel (n) trigger true: enable the generation of a trigger on the channel (n) false: disable the generation of a trigger on the channel (n)

Definition at line 117 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.3 bool [enableExternalTriggerOnNextChn](#)

The generation of the channel (n+1) trigger true: enable the generation of a trigger on the channel (n+1) false: disable the generation of a trigger on the channel (n+1)

Definition at line 120 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.4 bool [enableModifiedCombine](#)

Enable/disable the modified combine mode for channels (n) and (n+1)

Definition at line 112 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.5 bool [enableSecondChannelOutput](#)

Select if channel (n+1) output is enabled/disabled

Definition at line 115 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.6 uint16\_t [firstEdge](#)

First edge time. This time is relative to signal period. The value for this parameter is between 0 and `FTM_MAX_DUTY_CYCLE` (0 = 0% from period and `FTM_MAX_DUTY_CYCLE` = 100% from period)

Definition at line 107 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.7 uint8\_t [hwChannelId](#)

Physical hardware channel ID for channel (n)

Definition at line 106 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.8 ftm\_polarity\_t [mainChannelPolarity](#)

Main channel polarity. For `FTM_POLARITY_HIGH` first output value is 0 and for `FTM_POLAIRTY` first output value is 1

Definition at line 113 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.9 `ftm_second_channel_polarity_t` `secondChannelPolarity`

Select channel (n+1) polarity relative to channel (n)

Definition at line 116 of file `ftm_pwm_driver.h`.

#### 14.34.2.4.10 `uint16_t` `secondEdge`

Second edge time. This time is relative to signal period. The value for this parameter is between 0 and `FTM_MAX_DUTY_CYCLE` (0 = 0% from period and `FTM_MAX_DUTY_CYCLE` = 100% from period)

Definition at line 109 of file `ftm_pwm_driver.h`.

#### 14.34.2.5 `struct` `ftm_pwm_param_t`

FlexTimer driver PWM parameters.

Implements : `ftm_pwm_param_t_Class`

Definition at line 130 of file `ftm_pwm_driver.h`.

#### Data Fields

- `uint8_t` `nNumIndependentPwmChannels`
- `uint8_t` `nNumCombinedPwmChannels`
- `ftm_config_mode_t` `mode`
- `uint8_t` `deadTimeValue`
- `ftm_deadtime_ps_t` `deadTimePrescaler`
- `uint32_t` `uFrequencyHZ`
- `const` `ftm_independent_ch_param_t` \* `pwmIndependentChannelConfig`
- `const` `ftm_combined_ch_param_t` \* `pwmCombinedChannelConfig`
- `const` `ftm_pwm_fault_param_t` \* `faultConfig`

#### Field Documentation

##### 14.34.2.5.1 `ftm_deadtime_ps_t` `deadTimePrescaler`

Dead time pre-scaler value[ticks]

Definition at line 136 of file `ftm_pwm_driver.h`.

##### 14.34.2.5.2 `uint8_t` `deadTimeValue`

Dead time value in [ticks]

Definition at line 135 of file `ftm_pwm_driver.h`.

##### 14.34.2.5.3 `const` `ftm_pwm_fault_param_t` \* `faultConfig`

Configuration for PWM fault

Definition at line 140 of file `ftm_pwm_driver.h`.

##### 14.34.2.5.4 `ftm_config_mode_t` `mode`

FTM mode

Definition at line 134 of file `ftm_pwm_driver.h`.

##### 14.34.2.5.5 `uint8_t` `nNumCombinedPwmChannels`

Number of combined PWM channels

Definition at line 133 of file `ftm_pwm_driver.h`.

14.34.2.5.6 `uint8_t nNumIndependentPwmChannels`

Number of independent PWM channels

Definition at line 132 of file `ftm_pwm_driver.h`.

14.34.2.5.7 `const ftm_combined_ch_param_t* pwmCombinedChannelConfig`

Configuration for combined PWM channels

Definition at line 139 of file `ftm_pwm_driver.h`.

14.34.2.5.8 `const ftm_independent_ch_param_t* pwmIndependentChannelConfig`

Configuration for independent PWM channels

Definition at line 138 of file `ftm_pwm_driver.h`.

14.34.2.5.9 `uint32_t uFrequencyHZ`

PWM period in Hz

Definition at line 137 of file `ftm_pwm_driver.h`.

## 14.34.3 Macro Definition Documentation

14.34.3.1 `#define FTM_DUTY_TO_TICKS_SHIFT (15U)`

Shift value which converts duty to ticks.

Definition at line 44 of file `ftm_pwm_driver.h`.

14.34.3.2 `#define FTM_MAX_DUTY_CYCLE (0x8000U)`

Maximum value for PWM duty cycle.

Definition at line 42 of file `ftm_pwm_driver.h`.

## 14.34.4 Enumeration Type Documentation

14.34.4.1 `enum ftm_pwm_update_option_t`

FlexTimer Configure type of PWM update in the duty cycle or in ticks.

Implements : `ftm_pwm_update_option_t_Class`

## Enumerator

***FTM\_PWM\_UPDATE\_IN\_DUTY\_CYCLE*** The type of PWM update in the duty cycle/pulse or also use in frequency update

***FTM\_PWM\_UPDATE\_IN\_TICKS*** The type of PWM update in ticks

Definition at line 51 of file `ftm_pwm_driver.h`.

## 14.34.5 Function Documentation

14.34.5.1 `status_t FTM_DRV_DeinitPwm ( uint32_t instance )`

Stops all PWM channels .

**Parameters**

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
-----------	-----------------	-------------------------------------

**Returns**

counter the current counter value

Definition at line 241 of file `ftm_pwm_driver.c`.

**14.34.5.2** `status_t FTM_DRV_FastUpdatePwmChannels ( uint32_t instance, uint8_t numberOfChannels, const uint8_t * channels, const uint16_t * duty, bool softwareTrigger )`

This function will update the duty cycle of PWM output for multiple channels.

**Parameters**

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
<i>in</i>	<i>numberOfChannels</i>	The number of channels which should be updated.
<i>in</i>	<i>channels</i>	The list of channels which should be updated.
<i>in</i>	<i>duty</i>	The list of duty cycles for selected channels.
<i>in</i>	<i>softwareTrigger</i>	If true a software trigger is generate to update PWM parameters.

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 503 of file `ftm_pwm_driver.c`.

**14.34.5.3** `status_t FTM_DRV_InitPwm ( uint32_t instance, const ftm_pwm_param_t * param )`

Configures the duty cycle and frequency and starts outputting the PWM on all channels configured in `param`.

**Parameters**

<i>in</i>	<i>instance</i>	The FTM peripheral instance number.
<i>in</i>	<i>param</i>	FTM driver PWM parameter to configure PWM options.

**Returns**

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 43 of file `ftm_pwm_driver.c`.

**14.34.5.4** `status_t FTM_DRV_UpdatePwmChannel ( uint32_t instance, uint8_t channel, ftm_pwm_update_option_t typeOfUpdate, uint16_t firstEdge, uint16_t secondEdge, bool softwareTrigger )`

This function updates the waveform output in PWM mode (duty cycle and phase).

**Parameters**

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>channel</i>	The channel number. In combined mode, the code finds the channel.
in	<i>typeOfUpdate</i>	The type of PWM update in the duty cycle/pulse or in ticks.
in	<i>firstEdge</i>	Duty cycle or first edge time for PWM mode. Can take value between 0 - F <sub>TM_MAX_DUTY_CYCLE</sub> (0 = 0% from period and F <sub>TM_MAX_DUTY_CYCLE</sub> = 100% from period) Or value in ticks for the first of the PWM mode in which can have value between 0 and <i>ftmPeriod</i> is stored in the state structure.
in	<i>secondEdge</i>	Second edge time - only for combined mode. Can take value between 0 - F <sub>TM_MAX_DUTY_CYCLE</sub> (0 = 0% from period and F <sub>TM_MAX_DUTY_CYCLE</sub> = 100% from period). Or value in ticks for the second of the PWM mode in which can have value between 0 and <i>ftmPeriod</i> is stored in the state structure.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update PWM parameters.

#### Returns

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 305 of file *ftm\_pwm\_driver.c*.

14.34.5.5 `status_t FTM_DRV_UpdatePwmPeriod ( uint32_t instance, ftm_pwm_update_option_t typeOfUpdate, uint32_t newValue, bool softwareTrigger )`

This function will update the new period in the frequency or in the counter value into mode register which modify the period of PWM signal on the channel output.

#### Parameters

in	<i>instance</i>	The FTM peripheral instance number.
in	<i>typeOfUpdate</i>	The type of PWM update is a period in Hz or in ticks. <ul style="list-style-type: none"> <li>• For FTM_PWM_UPDATE_IN_DUTY_CYCLE which reuse in FTM_D<sub>RV_UpdatePwmChannel</sub> function will update in Hz.</li> <li>• For FTM_PWM_UPDATE_IN_TICKS will update in ticks.</li> </ul>
in	<i>newValue</i>	The frequency or the counter value which will select with modified value for PWM signal. If the type of update in the duty cycle, the <i>newValue</i> parameter must be value between 1U and maximum is the frequency of the FTM counter. If the type of update in ticks, the <i>newValue</i> parameter must be value between 1U and 0xFFFFU.
in	<i>softwareTrigger</i>	If true a software trigger is generate to update PWM parameters.

#### Returns

operation status

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 437 of file *ftm\_pwm\_driver.c*.

## 14.35 FTM Quadrature Decoder Driver

### 14.35.1 Detailed Description

FlexTimer Peripheral Driver.

#### Data Structures

- struct [ftm\\_phase\\_params\\_t](#)  
*FlexTimer quadrature decoder channel parameters. [More...](#)*
- struct [ftm\\_quad\\_decode\\_config\\_t](#)  
*FTM quadrature configure structure. [More...](#)*
- struct [ftm\\_quad\\_decoder\\_state\\_t](#)  
*FTM quadrature state(counter value and flags) [More...](#)*

#### Functions

- status\_t [FTM\\_DRV\\_QuadDecodeStart](#) (uint32\_t instance, const [ftm\\_quad\\_decode\\_config\\_t](#) \*config)  
*Configures the quadrature mode and starts measurement.*
- status\_t [FTM\\_DRV\\_QuadDecodeStop](#) (uint32\_t instance)  
*De-activates the quadrature decode mode.*
- [ftm\\_quad\\_decoder\\_state\\_t](#) [FTM\\_DRV\\_QuadGetState](#) (uint32\_t instance)  
*Return the current quadrature decoder state (counter value, overflow flag and overflow direction)*

### 14.35.2 Data Structure Documentation

#### 14.35.2.1 struct ftm\_phase\_params\_t

FlexTimer quadrature decoder channel parameters.

Implements : [ftm\\_phase\\_params\\_t\\_Class](#)

Definition at line 47 of file [ftm\\_qd\\_driver.h](#).

#### Data Fields

- bool [phaseInputFilter](#)
- uint8\_t [phaseFilterVal](#)
- [ftm\\_quad\\_phase\\_polarity\\_t](#) [phasePolarity](#)

#### Field Documentation

##### 14.35.2.1.1 uint8\_t phaseFilterVal

Filter value (if input filter is enabled)

Definition at line 51 of file [ftm\\_qd\\_driver.h](#).

##### 14.35.2.1.2 bool phaseInputFilter

True: disable phase filter, False: enable phase filter

Definition at line 49 of file [ftm\\_qd\\_driver.h](#).

##### 14.35.2.1.3 ftm\_quad\_phase\_polarity\_t phasePolarity

Phase polarity

Definition at line 52 of file [ftm\\_qd\\_driver.h](#).

### 14.35.2.2 struct `ftm_quad_decode_config_t`

FTM quadrature configure structure.

Implements : `ftm_quad_decode_config_t_Class`

Definition at line 60 of file `ftm_qd_driver.h`.

#### Data Fields

- [ftm\\_quad\\_decode\\_mode\\_t mode](#)
- [uint16\\_t initialVal](#)
- [uint16\\_t maxVal](#)
- [ftm\\_phase\\_params\\_t phaseAConfig](#)
- [ftm\\_phase\\_params\\_t phaseBConfig](#)

#### Field Documentation

##### 14.35.2.2.1 `uint16_t initialVal`

Initial counter value

Definition at line 63 of file `ftm_qd_driver.h`.

##### 14.35.2.2.2 `uint16_t maxVal`

Maximum counter value

Definition at line 64 of file `ftm_qd_driver.h`.

##### 14.35.2.2.3 `ftm_quad_decode_mode_t mode`

`FTM_QUAD_PHASE_ENCODE` or `FTM_QUAD_COUNT_AND_DIR`

Definition at line 62 of file `ftm_qd_driver.h`.

##### 14.35.2.2.4 `ftm_phase_params_t phaseAConfig`

Configuration for the input phase a

Definition at line 65 of file `ftm_qd_driver.h`.

##### 14.35.2.2.5 `ftm_phase_params_t phaseBConfig`

Configuration for the input phase b

Definition at line 66 of file `ftm_qd_driver.h`.

### 14.35.2.3 struct `ftm_quad_decoder_state_t`

FTM quadrature state(counter value and flags)

Implements : `ftm_quad_decoder_state_t_Class`

Definition at line 74 of file `ftm_qd_driver.h`.

#### Data Fields

- [uint16\\_t counter](#)
- [bool overflowFlag](#)
- [bool overflowDirection](#)
- [bool counterDirection](#)

#### Field Documentation

#### 14.35.2.3.1 uint16\_t counter

Counter value

Definition at line 76 of file ftm\_qd\_driver.h.

#### 14.35.2.3.2 bool counterDirection

False FTM counter is decreasing, True FTM counter is increasing

Definition at line 81 of file ftm\_qd\_driver.h.

#### 14.35.2.3.3 bool overflowDirection

False if overflow occurred at minimum value, True if overflow occurred at maximum value

Definition at line 79 of file ftm\_qd\_driver.h.

#### 14.35.2.3.4 bool overflowFlag

True if overflow occurred, False if overflow doesn't occurred

Definition at line 77 of file ftm\_qd\_driver.h.

### 14.35.3 Function Documentation

#### 14.35.3.1 status\_t FTM\_DRV\_QuadDecodeStart ( uint32\_t instance, const ftm\_quad\_decode\_config\_t \* config )

Configures the quadrature mode and starts measurement.

##### Parameters

in	<i>instance</i>	Instance number of the FTM module.
in	<i>config</i>	Configuration structure(quadrature decode mode, polarity for both phases, initial and maximum value for the counter, filter configuration).

##### Returns

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 50 of file ftm\_qd\_driver.c.

#### 14.35.3.2 status\_t FTM\_DRV\_QuadDecodeStop ( uint32\_t instance )

De-activates the quadrature decode mode.

##### Parameters

in	<i>instance</i>	Instance number of the FTM module.
----	-----------------	------------------------------------

##### Returns

success

- STATUS\_SUCCESS : Completed successfully.
- STATUS\_ERROR : Error occurred.

Definition at line 109 of file ftm\_qd\_driver.c.

#### 14.35.3.3 ftm\_quad\_decoder\_state\_t FTM\_DRV\_QuadGetState ( uint32\_t instance )

Return the current quadrature decoder state (counter value, overflow flag and overflow direction)

**Parameters**

<code>in</code>	<code>instance</code>	Instance number of the FTM module.
-----------------	-----------------------	------------------------------------

**Returns**

The current state of quadrature decoder

Definition at line 130 of file `ftm_qd_driver.c`.

## 14.36 Flash Memory (Flash)

### 14.36.1 Detailed Description

Flash Memory Module provides the general flash APIs.

Flash memory is ideal for single-supply applications, permitting in-the-field erase and reprogramming operations without the need for any external high voltage power sources. The flash module includes a memory controller that executes commands to modify flash memory contents. An erased bit reads '1' and a programmed bit reads '0'. The programming operation is unidirectional; it can only move bits from the '1' state (erased) to the '0' state (programmed). Only the erase operation restores bits from '0' to '1'; bits cannot be programmed from a '0' to a '1'.

#### C90TFS Flash Driver

The C90TFS flash module includes the following accessible memory regions.

1. Program flash memory for vector space and code store.
2. FlexNVM for data store, additional code store and also non-volatile storage for the EEPROM filing system representing data written to the FlexRAM requiring highest endurance.
3. FlexRAM for high-endurance EEPROM data store or traditional RAM.

Some platforms may be designed to have only program flash memory or all of them.

The S32 SDK provides the C90TFS Flash driver of S32K platforms. The driver includes general APIs to handle specific operations on C90TFS Flash module. The user can use those APIs directly in the application.

#### EEPROM feature

For platforms with FlexNVM, the flash module provides a built-in hardware emulation scheme to emulate the characteristics of an EEPROM by effectively providing a high-endurance, byte write-able NVM. The EEPROM system is shown in the following figure.

*Figure 1. EEPROM Architecture*

To handle with various customer's requirements, the FlexRAM and FlexNVM blocks can be split into partitions:

1. EEPROM partition(EESIZE) — The amount of FlexRAM used for EEPROM can be set from 0 Bytes (no EEPROM) to the maximum FlexRAM size. The remainder of the FlexRAM not used for EEPROM is not accessible while the FlexRAM is configured for EEPROM. The EEPROM partition grows upward from the bottom of the FlexRAM address space.
2. Data flash partition(DEPART) — The amount of FlexNVM memory used for data flash can be programmed from 0 bytes (all of the FlexNVM block is available for EEPROM backup) to the maximum size of the FlexNVM block.
3. FlexNVM EEPROM partition — The amount of FlexNVM memory used for EEPROM backup, which is equal to the FlexNVM block size minus the data flash memory partition size. The EEPROM backup size must be at least 16 times the EEPROM partition size in FlexRAM.

The partition information (EESIZE, DEPART) is programmed using the **#FLASH\_DRV\_DEFlashPartition** API.

The function of FlexRAM can be changed from EEPROM usage to traditional RAM for accelerate programming in **#FLASH\_DRV\_ProgramSection** API and vice versa by **#FLASH\_DRV\_SetFlexRamFunction** API.

This is example code of EEE usage sequence:

```
/* Provide information about the flash blocks. */
const flash_user_config_t flashUserConfig =
{
    0x00000000u, /* Base address of Program Flash block */
    FEATURE_FLS_PF_BLOCK_SIZE, /* Size of Program Flash block */
}
```

```

    FEATURE_FLS_DF_START_ADDRESS,          /* Base address of Data Flash block */
    FEATURE_FLS_FLEX_RAM_START_ADDRESS,    /* Base address of FlexRAM block */
    NULL_CALLBACK                          /* Pointer to callback function */
};

/* Declare a FLASH configuration structure which is initialized by FlashInit, and will be used by all
flash APIs */
flash_ssd_config_t flashSSDConfig;

/* Always initialize the driver before calling other functions */
ret = FLASH_DRV_Init(&flashUserConfig, &flashSSDConfig);
if (ret != STATUS_SUCCESS)
{
    return ret;
}

#if ((FEATURE_FLS_HAS_FLEX_NVM == 1u) & (FEATURE_FLS_HAS_FLEX_RAM == 1u))
/* Configure FlexRAM as EEPROM if it is currently used as traditional RAM */
if (flashSSDConfig.EEESize == 0u)
{
    /* Configure FlexRAM as EEPROM and FlexNVM as EEPROM backup region,
    DEFlashPartition will be failed if the IFR region isn't blank.
    Refer to the device document for valid EEPROM Data Size Code
    and FlexNVM Partition Code. For example on S32K144:
    - EEEDataSizeCode = 0x02u: EEPROM size = 4 Kbytes
    - DEPartitionCode = 0x08u: EEPROM backup size = 64 Kbytes */
    ret = FLASH_DRV_DEFlashPartition(&flashSSDConfig, 0x02u, 0x08u, 0x0, false, true);
    if (ret != STATUS_SUCCESS)
    {
        return ret;
    }
    else
    {
        /* Re-initialize the driver to update the new EEPROM configuration */
        ret = FLASH_DRV_Init(&flashUserConfig, &flashSSDConfig);
        if (ret != STATUS_SUCCESS)
        {
            return ret;
        }

        /* Make FlexRAM available for EEPROM */
        ret = FLASH_DRV_SetFlexRamFunction(&flashSSDConfig, EEE_ENABLE, 0x0u, NULL);
        if (ret != STATUS_SUCCESS)
        {
            return ret;
        }
    }
}
else /* FlexRAM is already configured as EEPROM */
{
    /* Make FlexRAM available for EEPROM, make sure that FlexNVM and FlexRAM
are already partitioned successfully before */
    ret = FLASH_DRV_SetFlexRamFunction(&flashSSDConfig, EEE_ENABLE, 0x0u, NULL);
    if (ret != STATUS_SUCCESS)
    {
        return ret;
    }
}
}
#endif

```

### Important Note

1. If using callback in the application, any code reachable from this function must not be placed in a Flash block targeted for a program/erase operation to avoid the RWW error. Functions can be placed in RAM section by using the START/END\_FUNCTION\_DEFINITION/DECLARATION\_RAMSECTION macros.
2. To suspend the sector erase operation for a simple method, invoke the [FLASH\\_DRV\\_EraseSuspend](#) function within callback of [FLASH\\_DRV\\_EraseSector](#). In this case, the [FLASH\\_DRV\\_EraseSuspend](#) must not be placed in the same block in which the Flash erase sector command is going on.
3. [#FLASH\\_DRV\\_CommandSequence](#), [FLASH\\_DRV\\_EraseSuspend](#) and [FLASH\\_DRV\\_EraseResume](#) should be executed from RAM or different Flash blocks which are targeted for writing to avoid the RWW error. [FLASH\\_DRV\\_EraseSuspend](#) and [FLASH\\_DRV\\_EraseResume](#) functions should be called in pairs.
4. To guarantee the correct execution of this driver, the Flash cache in the Flash memory controller module should be disabled before invoking any API.
5. Partitioning FlexNVM and FlexRAM for EEPROM usage shall be executed only once in the lifetime of the device.

6. After successfully partitioning FlexNVM and FlexRAM for EEPROM usage, user needs to call [FLASH\\_DRV\\_Init](#) to update memory information in global structure.

#### Modules

- [Flash Memory \(Flash\)](#)

## 14.37 Flash Memory (Flash)

### 14.37.1 Detailed Description

This section describes the programming interface of the Flash Peripheral Driver.

#### Data Structures

- struct [flash\\_user\\_config\\_t](#)  
*Flash User Configuration Structure. [More...](#)*
- struct [flash\\_ssd\\_config\\_t](#)  
*Flash SSD Configuration Structure. [More...](#)*
- struct [flash\\_eeprom\\_status\\_t](#)  
*EEPROM status structure. [More...](#)*

#### Macros

- #define [CLEAR\\_FTFx\\_FSTAT\\_ERROR\\_BITS](#) FTFx\_FSTAT = (uint8\_t)(FTFx\_FSTAT\_FPVIOL\_MASK | FTFx\_FSTAT\_ACCERR\_MASK | FTFx\_FSTAT\_RDCOLERR\_MASK)
- #define [FTFx\\_WORD\\_SIZE](#) 0x0002U
- #define [FTFx\\_LONGWORD\\_SIZE](#) 0x0004U
- #define [FTFx\\_PHRASE\\_SIZE](#) 0x0008U
- #define [FTFx\\_DPHRASE\\_SIZE](#) 0x0010U
- #define [FTFx\\_RSRC\\_CODE\\_REG](#) FTFx\_FCCOB8
- #define [FTFx\\_VERIFY\\_BLOCK](#) 0x00U
- #define [FTFx\\_VERIFY\\_SECTION](#) 0x01U
- #define [FTFx\\_PROGRAM\\_CHECK](#) 0x02U
- #define [FTFx\\_READ\\_RESOURCE](#) 0x03U
- #define [FTFx\\_PROGRAM\\_LONGWORD](#) 0x06U
- #define [FTFx\\_PROGRAM\\_PHRASE](#) 0x07U
- #define [FTFx\\_ERASE\\_BLOCK](#) 0x08U
- #define [FTFx\\_ERASE\\_SECTOR](#) 0x09U
- #define [FTFx\\_PROGRAM\\_SECTION](#) 0x0BU
- #define [FTFx\\_VERIFY\\_ALL\\_BLOCK](#) 0x40U
- #define [FTFx\\_READ\\_ONCE](#) 0x41U
- #define [FTFx\\_PROGRAM\\_ONCE](#) 0x43U
- #define [FTFx\\_ERASE\\_ALL\\_BLOCK](#) 0x44U
- #define [FTFx\\_SECURITY\\_BY\\_PASS](#) 0x45U
- #define [FTFx\\_PFLASH\\_SWAP](#) 0x46U
- #define [FTFx\\_ERASE\\_ALL\\_BLOCK\\_UNSECURE](#) 0x49U
- #define [FTFx\\_PROGRAM\\_PARTITION](#) 0x80U
- #define [FTFx\\_SET\\_EERAM](#) 0x81U
- #define [RESUME\\_WAIT\\_CNT](#) 0x20U  
*Resume wait count used in FLASH\_DRV\_EraseResume function.*
- #define [SUSPEND\\_WAIT\\_CNT](#) 0x40U  
*Suspend wait count used in FLASH\_DRV\_EraseSuspend function.*
- #define [DFLASH\\_IFR\\_READRESOURCE\\_ADDRESS](#) 0x8000FCU
- #define [GET\\_BIT\\_0\\_7](#)(value) ((uint8\_t)((uint32\_t)(value) & 0xFFU))
- #define [GET\\_BIT\\_8\\_15](#)(value) ((uint8\_t)((uint32\_t)(value) >> 8) & 0xFFU))
- #define [GET\\_BIT\\_16\\_23](#)(value) ((uint8\_t)((uint32\_t)(value) >> 16) & 0xFFU))
- #define [GET\\_BIT\\_24\\_31](#)(value) ((uint8\_t)((uint32\_t)(value) >> 24))
- #define [FLASH\\_SECURITY\\_STATE\\_KEYEN](#) 0x80U
- #define [FLASH\\_SECURITY\\_STATE\\_UNSECURED](#) 0x02U
- #define [CSE\\_KEY\\_SIZE\\_CODE\\_MAX](#) 0x03U
- #define [FLASH\\_CALLBACK\\_CS](#) 0x0AU  
*Callback period count for FlashCheckSum.*

## Typedefs

- typedef void(\* [flash\\_callback\\_t](#)) (void)  
*Call back function pointer data type.*

## Enumerations

- enum [flash\\_flexRam\\_function\\_control\\_code\\_t](#) {  
[EEE\\_ENABLE](#) = 0x00U, [EEE\\_QUICK\\_WRITE](#) = 0x55U, [EEE\\_STATUS\\_QUERY](#) = 0x77U, [EEE\\_COMPL↔](#)  
[ETE\\_INTERRUPT\\_QUICK\\_WRITE](#) = 0xAAU,  
[EEE\\_DISABLE](#) = 0xFFU }  
*FlexRAM Function control Code.*

## Variables

- uint32\_t [PFlashBase](#)
- uint32\_t [PFlashSize](#)
- uint32\_t [DFlashBase](#)
- uint32\_t [EERAMBase](#)
- [flash\\_callback\\_t](#) [CallBack](#)
- uint32\_t [PFlashBase](#)
- uint32\_t [PFlashSize](#)
- uint32\_t [DFlashBase](#)
- uint32\_t [DFlashSize](#)
- uint32\_t [EERAMBase](#)
- uint32\_t [EEESize](#)
- [flash\\_callback\\_t](#) [CallBack](#)
- uint8\_t [brownOutCode](#)
- uint16\_t [numOfRecordReqMaintain](#)
- uint16\_t [sectorEraseCount](#)

## PFlash swap control codes

- #define [FTFx\\_SWAP\\_SET\\_INDICATOR\\_ADDR](#) 0x01U  
*Initialize Swap System control code.*
- #define [FTFx\\_SWAP\\_SET\\_IN\\_PREPARE](#) 0x02U  
*Set Swap in Update State.*
- #define [FTFx\\_SWAP\\_SET\\_IN\\_COMPLETE](#) 0x04U  
*Set Swap in Complete State.*
- #define [FTFx\\_SWAP\\_REPORT\\_STATUS](#) 0x08U  
*Report Swap Status.*

## PFlash swap states

- #define [FTFx\\_SWAP\\_UNINIT](#) 0x00U  
*Uninitialized swap mode.*
- #define [FTFx\\_SWAP\\_READY](#) 0x01U  
*Ready swap mode.*
- #define [FTFx\\_SWAP\\_UPDATE](#) 0x02U  
*Update swap mode.*
- #define [FTFx\\_SWAP\\_UPDATE\\_ERASED](#) 0x03U  
*Update-Erased swap mode.*
- #define [FTFx\\_SWAP\\_COMPLETE](#) 0x04U  
*Complete swap mode.*

## Flash security status

- #define `FLASH_NOT_SECURE` 0x01U  
*Flash currently not in secure state.*
- #define `FLASH_SECURE_BACKDOOR_ENABLED` 0x02U  
*Flash is secured and backdoor key access enabled.*
- #define `FLASH_SECURE_BACKDOOR_DISABLED` 0x04U  
*Flash is secured and backdoor key access disabled.*

## Null Callback function definition

- #define `NULL_CALLBACK` ((flash\_callback\_t)0xFFFFFFFFU)  
*Null callback.*

## Flash driver APIs

- status\_t `FLASH_DRV_Init` (const flash\_user\_config\_t \*const pUserConf, flash\_ssd\_config\_t \*const pSSD↔  
Config)  
*Initializes Flash.*
- void `FLASH_DRV_GetPFlashProtection` (uint32\_t \*protectStatus)  
*P-Flash get protection.*
- status\_t `FLASH_DRV_SetPFlashProtection` (uint32\_t protectStatus)  
*P-Flash set protection.*
- void `FLASH_DRV_GetSecurityState` (uint8\_t \*securityState)  
*Flash get security state.*
- status\_t `FLASH_DRV_SecurityBypass` (const flash\_ssd\_config\_t \*pSSDConfig, const uint8\_t \*keyBuffer)  
*Flash security bypass.*
- status\_t `FLASH_DRV_EraseAllBlock` (const flash\_ssd\_config\_t \*pSSDConfig)  
*Flash erase all blocks.*
- status\_t `FLASH_DRV_VerifyAllBlock` (const flash\_ssd\_config\_t \*pSSDConfig, uint8\_t marginLevel)  
*Flash verify all blocks.*
- status\_t `FLASH_DRV_EraseSector` (const flash\_ssd\_config\_t \*pSSDConfig, uint32\_t dest, uint32\_t size)  
*Flash erase sector.*
- status\_t `FLASH_DRV_VerifySection` (const flash\_ssd\_config\_t \*pSSDConfig, uint32\_t dest, uint16\_t number,  
uint8\_t marginLevel)  
*Flash verify section.*
- void `FLASH_DRV_EraseSuspend` (void)  
*Flash erase suspend.*
- void `FLASH_DRV_EraseResume` (void)  
*Flash erase resume.*
- status\_t `FLASH_DRV_ReadOnce` (const flash\_ssd\_config\_t \*pSSDConfig, uint8\_t recordIndex, uint8\_t \*p↔  
dataArray)  
*Flash read once.*
- status\_t `FLASH_DRV_ProgramOnce` (const flash\_ssd\_config\_t \*pSSDConfig, uint8\_t recordIndex, const  
uint8\_t \*pDataArray)  
*Flash program once.*
- status\_t `FLASH_DRV_Program` (const flash\_ssd\_config\_t \*pSSDConfig, uint32\_t dest, uint32\_t size, const  
uint8\_t \*pData)  
*Flash program.*
- status\_t `FLASH_DRV_ProgramCheck` (const flash\_ssd\_config\_t \*pSSDConfig, uint32\_t dest, uint32\_t size,  
const uint8\_t \*pExpectedData, uint32\_t \*pFailAddr, uint8\_t marginLevel)

*Flash program check.*

- status\_t [FLASH\\_DRV\\_CheckSum](#) (const [flash\\_ssd\\_config\\_t](#) \*pSSDConfig, uint32\_t dest, uint32\_t size, uint32\_t \*pSum)

*Calculates check sum.*

## 14.37.2 Data Structure Documentation

### 14.37.2.1 struct flash\_user\_config\_t

Flash User Configuration Structure.

Implements : [flash\\_user\\_config\\_t\\_Class](#)

Definition at line 554 of file [flash\\_driver.h](#).

#### Data Fields

- uint32\_t [PFlashBase](#)
- uint32\_t [PFlashSize](#)
- uint32\_t [DFlashBase](#)
- uint32\_t [EERAMBase](#)
- [flash\\_callback\\_t](#) [CallBack](#)

### 14.37.2.2 struct flash\_ssd\_config\_t

Flash SSD Configuration Structure.

The structure includes the static parameters for C90TFS/FTFx which are device-dependent. The fields including [PFlashBlockBase](#), [PFlashBlockSize](#), [DFlashBlockBase](#), [EERAMBlockBase](#), and [CallBack](#) are passed via [flash\\_user\\_config\\_t](#). The rest of parameters such as [DFlashBlockSize](#), and [EEEBlockSize](#) will be initialized in [FLASH\\_DRV\\_Init\(\)](#) automatically.

Implements : [flash\\_ssd\\_config\\_t\\_Class](#)

Definition at line 578 of file [flash\\_driver.h](#).

#### Data Fields

- uint32\_t [PFlashBase](#)
- uint32\_t [PFlashSize](#)
- uint32\_t [DFlashBase](#)
- uint32\_t [DFlashSize](#)
- uint32\_t [EERAMBase](#)
- uint32\_t [EEESize](#)
- [flash\\_callback\\_t](#) [CallBack](#)

### 14.37.2.3 struct flash\_eeprom\_status\_t

EEPROM status structure.

Implements : [flash\\_eeprom\\_status\\_t\\_Class](#)

Definition at line 600 of file [flash\\_driver.h](#).

#### Data Fields

- uint8\_t [brownOutCode](#)
- uint16\_t [numOfRecordReqMaintain](#)
- uint16\_t [sectorEraseCount](#)

### 14.37.3 Macro Definition Documentation

14.37.3.1 **#define CLEAR\_FTFx\_FSTAT\_ERROR\_BITS** FTFx\_FSTAT = (uint8\_t)(FTFx\_FSTAT\_FPVIOL\_MASK | FTFx\_FSTAT\_ACCERR\_MASK | FTFx\_FSTAT\_RDCOLERR\_MASK)

Definition at line 377 of file flash\_driver.h.

14.37.3.2 **#define CSE\_KEY\_SIZE\_CODE\_MAX** 0x03U

Definition at line 469 of file flash\_driver.h.

14.37.3.3 **#define DFLASH\_IFR\_READRESOURCE\_ADDRESS** 0x8000FCU

Definition at line 456 of file flash\_driver.h.

14.37.3.4 **#define FLASH\_CALLBACK\_CS** 0x0AU

Callback period count for FlashCheckSum.

This value is only relevant for FlashCheckSum operation, where a high rate of calling back can impair performance. The rest of the flash operations invoke the callback as often as possible while waiting for the flash controller to finish the requested operation.

Definition at line 512 of file flash\_driver.h.

14.37.3.5 **#define FLASH\_NOT\_SECURE** 0x01U

Flash currently not in secure state.

Definition at line 495 of file flash\_driver.h.

14.37.3.6 **#define FLASH\_SECURE\_BACKDOOR\_DISABLED** 0x04U

Flash is secured and backdoor key access disabled.

Definition at line 499 of file flash\_driver.h.

14.37.3.7 **#define FLASH\_SECURE\_BACKDOOR\_ENABLED** 0x02U

Flash is secured and backdoor key access enabled.

Definition at line 497 of file flash\_driver.h.

14.37.3.8 **#define FLASH\_SECURITY\_STATE\_KEYEN** 0x80U

Definition at line 465 of file flash\_driver.h.

14.37.3.9 **#define FLASH\_SECURITY\_STATE\_UNSECURED** 0x02U

Definition at line 466 of file flash\_driver.h.

14.37.3.10 **#define FTFx\_DPHRASE\_SIZE** 0x0010U

Definition at line 386 of file flash\_driver.h.

14.37.3.11 **#define FTFx\_ERASE\_ALL\_BLOCK** 0x44U

Definition at line 410 of file flash\_driver.h.

14.37.3.12 **#define FTFx\_ERASE\_ALL\_BLOCK\_UNSECURE** 0x49U

Definition at line 413 of file flash\_driver.h.

14.37.3.13 `#define FTFx_ERASE_BLOCK 0x08U`

Definition at line 404 of file flash\_driver.h.

14.37.3.14 `#define FTFx_ERASE_SECTOR 0x09U`

Definition at line 405 of file flash\_driver.h.

14.37.3.15 `#define FTFx_LONGWORD_SIZE 0x0004U`

Definition at line 382 of file flash\_driver.h.

14.37.3.16 `#define FTFx_PFLASH_SWAP 0x46U`

Definition at line 412 of file flash\_driver.h.

14.37.3.17 `#define FTFx_PHRASE_SIZE 0x0008U`

Definition at line 384 of file flash\_driver.h.

14.37.3.18 `#define FTFx_PROGRAM_CHECK 0x02U`

Definition at line 400 of file flash\_driver.h.

14.37.3.19 `#define FTFx_PROGRAM_LONGWORD 0x06U`

Definition at line 402 of file flash\_driver.h.

14.37.3.20 `#define FTFx_PROGRAM_ONCE 0x43U`

Definition at line 409 of file flash\_driver.h.

14.37.3.21 `#define FTFx_PROGRAM_PARTITION 0x80U`

Definition at line 414 of file flash\_driver.h.

14.37.3.22 `#define FTFx_PROGRAM_PHRASE 0x07U`

Definition at line 403 of file flash\_driver.h.

14.37.3.23 `#define FTFx_PROGRAM_SECTION 0x0BU`

Definition at line 406 of file flash\_driver.h.

14.37.3.24 `#define FTFx_READ_ONCE 0x41U`

Definition at line 408 of file flash\_driver.h.

14.37.3.25 `#define FTFx_READ_RESOURCE 0x03U`

Definition at line 401 of file flash\_driver.h.

14.37.3.26 `#define FTFx_RSRC_CODE_REG FTFx_FCCOB8`

Definition at line 392 of file flash\_driver.h.

14.37.3.27 `#define FTFx_SECURITY_BY_PASS 0x45U`

Definition at line 411 of file flash\_driver.h.

14.37.3.28 `#define FTFx_SET_EERAM 0x81U`

Definition at line 415 of file flash\_driver.h.

14.37.3.29 `#define FTFx_SWAP_COMPLETE 0x04U`

Complete swap mode.

Definition at line 445 of file flash\_driver.h.

14.37.3.30 `#define FTFx_SWAP_READY 0x01U`

Ready swap mode.

Definition at line 439 of file flash\_driver.h.

14.37.3.31 `#define FTFx_SWAP_REPORT_STATUS 0x08U`

Report Swap Status.

Definition at line 429 of file flash\_driver.h.

14.37.3.32 `#define FTFx_SWAP_SET_IN_COMPLETE 0x04U`

Set Swap in Complete State.

Definition at line 427 of file flash\_driver.h.

14.37.3.33 `#define FTFx_SWAP_SET_IN_PREPARE 0x02U`

Set Swap in Update State.

Definition at line 425 of file flash\_driver.h.

14.37.3.34 `#define FTFx_SWAP_SET_INDICATOR_ADDR 0x01U`

Initialize Swap System control code.

Definition at line 423 of file flash\_driver.h.

14.37.3.35 `#define FTFx_SWAP_UNINIT 0x00U`

Uninitialized swap mode.

Definition at line 437 of file flash\_driver.h.

14.37.3.36 `#define FTFx_SWAP_UPDATE 0x02U`

Update swap mode.

Definition at line 441 of file flash\_driver.h.

14.37.3.37 `#define FTFx_SWAP_UPDATE_ERASED 0x03U`

Update-Erased swap mode.

Definition at line 443 of file flash\_driver.h.

14.37.3.38 `#define FTFx_VERIFY_ALL_BLOCK 0x40U`

Definition at line 407 of file flash\_driver.h.

14.37.3.39 `#define FTFx_VERIFY_BLOCK 0x00U`

Definition at line 398 of file flash\_driver.h.

14.37.3.40 **#define FTFx\_VERIFY\_SECTION 0x01U**

Definition at line 399 of file flash\_driver.h.

14.37.3.41 **#define FTFx\_WORD\_SIZE 0x0002U**

Definition at line 380 of file flash\_driver.h.

14.37.3.42 **#define GET\_BIT\_0\_7( value ) ((uint8\_t)((uint32\_t)(value) & 0xFFU))**

Definition at line 459 of file flash\_driver.h.

14.37.3.43 **#define GET\_BIT\_16\_23( value ) ((uint8\_t)(((uint32\_t)(value)) >> 16) & 0xFFU))**

Definition at line 461 of file flash\_driver.h.

14.37.3.44 **#define GET\_BIT\_24\_31( value ) ((uint8\_t)(((uint32\_t)(value)) >> 24))**

Definition at line 462 of file flash\_driver.h.

14.37.3.45 **#define GET\_BIT\_8\_15( value ) ((uint8\_t)(((uint32\_t)(value)) >> 8) & 0xFFU))**

Definition at line 460 of file flash\_driver.h.

14.37.3.46 **#define NULL\_CALLBACK ((flash\_callback\_t)0xFFFFFFFFU)**

Null callback.

Definition at line 523 of file flash\_driver.h.

14.37.3.47 **#define RESUME\_WAIT\_CNT 0x20U**

Resume wait count used in FLASH\_DRV\_EraseResume function.

Definition at line 449 of file flash\_driver.h.

14.37.3.48 **#define SUSPEND\_WAIT\_CNT 0x40U**

Suspend wait count used in FLASH\_DRV\_EraseSuspend function.

Definition at line 451 of file flash\_driver.h.

#### 14.37.4 Typedef Documentation

14.37.4.1 **typedef void(\* flash\_callback\_t) (void)**

Call back function pointer data type.

If using callback in the application, any code reachable from this function must not be placed in a Flash block targeted for a program/erase operation. Functions can be placed in RAM section by using the START/END\_FUNCTION\_DEFINITION/DECLARATION\_RAMSECTION macros.

Definition at line 540 of file flash\_driver.h.

#### 14.37.5 Enumeration Type Documentation

14.37.5.1 **enum flash\_flexRam\_function\_control\_code\_t**

FlexRAM Function control Code.

Implements : flash\_flexRAM\_function\_control\_code\_t\_Class

## Enumerator

- EEE\_ENABLE** Make FlexRAM available for emulated EEPROM
- EEE\_QUICK\_WRITE** Make FlexRAM available for EEPROM quick writes
- EEE\_STATUS\_QUERY** EEPROM quick write status query
- EEE\_COMPLETE\_INTERRUPT\_QUICK\_WRITE** Complete interrupted EEPROM quick write process
- EEE\_DISABLE** Make FlexRAM available as RAM

Definition at line 481 of file flash\_driver.h.

## 14.37.6 Function Documentation

14.37.6.1 `status_t FLASH_DRV_CheckSum ( const flash_ssd_config_t * pSSDConfig, uint32_t dest, uint32_t size, uint32_t * pSum )`

Calculates check sum.

This API performs 32 bit sum of each byte data over a specified Flash memory range without carry which provides rapid method for checking data integrity. The callback time period of this API is determined via FLASH\_CALLBACK\_CS macro in [flash\\_driver.h](#) which is used as a counter value for the CallBack() function calling in this API. This value can be changed as per the user requirement. User can change this value to obtain the maximum permissible callback time period. This API always returns STATUS\_SUCCESS if size provided by user is zero regardless of the input validation.

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>dest</i>	Start address of the Flash range to be summed.
in	<i>size</i>	Size in byte of the Flash range to be summed.
in	<i>pSum</i>	To return the sum value.

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.

14.37.6.2 `status_t FLASH_DRV_EraseAllBlock ( const flash_ssd_config_t * pSSDConfig )`

Flash erase all blocks.

This API erases all Flash memory, initializes the FlexRAM, verifies all memory contents, and then releases the MCU security.

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
----	-------------------	--

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_BUSY: Operation was busy.

#### 14.37.6.3 void FLASH\_DRV\_EraseResume ( void )

Flash erase resume.

This API is used to resume a previous suspended operation of Flash erase sector command. This function must be located in RAM memory or different Flash blocks which are targeted for writing to avoid RWW error.

#### 14.37.6.4 status\_t FLASH\_DRV\_EraseSector ( const flash\_ssd\_config\_t \* pSSDConfig, uint32\_t dest, uint32\_t size )

Flash erase sector.

This API erases one or more sectors in P-Flash or D-Flash memory. This API always returns FTFx\_OK if size provided by the user is zero regardless of the input validation.

##### Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>dest</i>	Address in the first sector to be erased.
in	<i>size</i>	Size to be erased in bytes. It is used to determine number of sectors to be erased.

##### Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_UNSUPPORTED: Operation was unsupported.
- STATUS\_BUSY: Operation was busy.

#### 14.37.6.5 void FLASH\_DRV\_EraseSuspend ( void )

Flash erase suspend.

This API is used to suspend a current operation of Flash erase sector command. This function must be located in RAM memory or different Flash blocks which are targeted for writing to avoid the RWW error.

#### 14.37.6.6 void FLASH\_DRV\_GetPFlashProtection ( uint32\_t \* protectStatus )

P-Flash get protection.

This API retrieves the current P-Flash protection status. Considering the time consumption for getting protection is very low and even can be ignored. It is not necessary to utilize the Callback function to support the time-critical events.

##### Parameters

out	<i>protectStatus</i>	To return the current value of the P-Flash Protection. Each bit is corresponding to protection of 1/32 of the total P-Flash. The least significant bit is corresponding to the lowest address area of P-Flash. The most significant bit is corresponding to the highest address area of P-Flash and so on. There are two possible cases as below: <ul style="list-style-type: none"> <li>• 0: this area is protected.</li> <li>• 1: this area is unprotected.</li> </ul>
-----	----------------------	--

#### 14.37.6.7 void FLASH\_DRV\_GetSecurityState ( uint8\_t \* securityState )

Flash get security state.

This API retrieves the current Flash security status, including the security enabling state and the back door key enabling state.

## Parameters

out	<i>securityState</i>	<p>To return the current security status code.</p> <ul style="list-style-type: none"> <li>• FLASH_NOT_SECURE (0x01U): Flash currently not in secure state</li> <li>• FLASH_SECURE_BACKDOOR_ENABLED (0x02U): Flash is secured and back door key access enabled</li> <li>• FLASH_SECURE_BACKDOOR_DISABLED (0x04U): Flash is secured and back door key access disabled.</li> </ul>
-----	----------------------	---

14.37.6.8 `status_t FLASH_DRV_Init ( const flash_user_config_t *const pUserConf, flash_ssd_config_t *const pSSDConfig )`

Initializes Flash.

This API initializes Flash module by clearing status error bit and reporting the memory configuration via SSD configuration structure.

## Parameters

in	<i>pUserConf</i>	The user configuration structure pointer.
in	<i>pSSDConfig</i>	The SSD configuration structure pointer.

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.

14.37.6.9 `status_t FLASH_DRV_Program ( const flash_ssd_config_t * pSSDConfig, uint32_t dest, uint32_t size, const uint8_t * pData )`

Flash program.

This API is used to program 4 consecutive bytes (for program long word command) and 8 consecutive bytes (for program phrase command) on P-Flash or D-Flash block. This API always returns FTFx\_OK if size provided by user is zero regardless of the input validation

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>dest</i>	Start address for the intended program operation.
in	<i>size</i>	Size in byte to be programmed
in	<i>pData</i>	Pointer of source address from which data has to be taken for program operation.

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_UNSUPPORTED: Operation was unsupported.
- STATUS\_BUSY: Operation was busy.

14.37.6.10 `status_t FLASH_DRV_ProgramCheck ( const flash_ssd_config_t * pSSDConfig, uint32_t dest, uint32_t size, const uint8_t * pExpectedData, uint32_t * pFailAddr, uint8_t marginLevel )`

Flash program check.

This API tests a previously programmed P-Flash or D-Flash long word to see if it reads correctly at the specified margin level. This API always returns FTFx\_OK if size provided by user is zero regardless of the input validation

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>dest</i>	Start address for the intended program check operation.
in	<i>size</i>	Size in byte to check accuracy of program operation
in	<i>pExpectedData</i>	The pointer to the expected data.
in	<i>pFailAddr</i>	Returned the first aligned failing address.
in	<i>marginLevel</i>	Read margin choice as follows: <ul style="list-style-type: none"> <li>marginLevel = 0x1U: read at User margin 1/0 level.</li> <li>marginLevel = 0x2U: read at Factory margin 1/0 level.</li> </ul>

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_BUSY: Operation was busy.

14.37.6.11 `status_t FLASH_DRV_ProgramOnce ( const flash_ssd_config_t * pSSDConfig, uint8_t recordIndex, const uint8_t * pDataArray )`

Flash program once.

This API is used to program to a reserved 64 byte field located in the P-Flash IFR via given number of record. See the corresponding reference manual to get correct value of this number.

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>recordIndex</i>	The record index will be read. It can be from 0x0U to 0x7U or from 0x0U to 0xF according to specific derivative.
in	<i>pdataArray</i>	Pointer to the array from which data will be taken for program once command.

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_BUSY: Operation was busy.

14.37.6.12 `status_t FLASH_DRV_ReadOnce ( const flash_ssd_config_t * pSSDConfig, uint8_t recordIndex, uint8_t * pDataArray )`

Flash read once.

This API is used to read out a reserved 64 byte field located in the P-Flash IFR via given number of record. See the corresponding reference manual to get the correct value of this number.

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>recordIndex</i>	The record index will be read. It can be from 0x0U to 0x7U or from 0x0U to 0xF according to specific derivative.

in	<i>pdataArray</i>	Pointer to the array to return the data read by the read once command.
----	-------------------	--

**Returns**

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_BUSY: Operation was busy.

14.37.6.13 `status_t FLASH_DRV_SecurityBypass ( const flash_ssd_config_t * pSSDConfig, const uint8_t * keyBuffer )`

Flash security bypass.

This API un-secures the device by comparing the user's provided back door key with the ones in the Flash Configuration Field. If they are matched, the security is released. Otherwise, an error code is returned.

**Parameters**

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>keyBuffer</i>	Point to the user buffer containing the back door key.

**Returns**

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_BUSY: Operation was busy.

14.37.6.14 `status_t FLASH_DRV_SetPFlashProtection ( uint32_t protectStatus )`

P-Flash set protection.

This API sets the P-Flash protection to the intended protection status. Setting P-Flash protection status is subject to a protection, transition restriction. If there is a setting violation, it returns an error code and the current protection status will not be changed.

**Parameters**

in	<i>protectStatus</i>	<p>The expected protect status user wants to set to P-Flash protection register. Each bit is corresponding to protection of 1/32 of the total P-Flash. The least significant bit is corresponding to the lowest address area of P-Flash. The most significant bit is corresponding to the highest address area of P-Flash, and so on. There are two possible cases as shown below:</p> <ul style="list-style-type: none"> <li>• 0: this area is protected.</li> <li>• 1: this area is unprotected.</li> </ul>
----	----------------------	---

**Returns**

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.

14.37.6.15 `status_t FLASH_DRV_VerifyAllBlock ( const flash_ssd_config_t * pSSDConfig, uint8_t marginLevel )`

Flash verify all blocks.

This function checks to see if the P-Flash and/or D-Flash, EEPROM backup area, and D-Flash IFR have been erased to the specified read margin level, if applicable, and releases security if the readout passes.

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>marginLevel</i>	Read Margin Choice as follows: <ul style="list-style-type: none"> <li>• marginLevel = 0x0U: use the Normal read level</li> <li>• marginLevel = 0x1U: use the User read</li> <li>• marginLevel = 0x2U: use the Factory read</li> </ul>

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_BUSY: Operation was busy.

14.37.6.16 `status_t FLASH_DRV_VerifySection ( const flash_ssd_config_t * pSSDConfig, uint32_t dest, uint16_t number, uint8_t marginLevel )`

Flash verify section.

This API checks if a section of the P-Flash or the D-Flash memory is erased to the specified read margin level.

## Parameters

in	<i>pSSDConfig</i>	The SSD configuration structure pointer.
in	<i>dest</i>	Start address for the intended verify operation.
in	<i>number</i>	Number of alignment unit to be verified. Refer to corresponding reference manual to get correct information of alignment constrain.
in	<i>marginLevel</i>	Read Margin Choice as follows: <ul style="list-style-type: none"> <li>• marginLevel = 0x0U: use Normal read level</li> <li>• marginLevel = 0x1U: use the User read</li> <li>• marginLevel = 0x2U: use the Factory read</li> </ul>

## Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failure was occurred.
- STATUS\_BUSY: Operation was busy.

## 14.37.7 Variable Documentation

14.37.7.1 `uint8_t brownOutCode`

Brown-out detection code

Definition at line 602 of file flash\_driver.h.

14.37.7.2 `flash_callback_t CallBack`

Call back function to service the time critical events. Any code reachable from this function must not be placed in a Flash block targeted for a program/erase operation

Definition at line 562 of file flash\_driver.h.

#### 14.37.7.3 `flash_callback_t` Callback

Call back function to service the time critical events. Any code reachable from this function must not be placed in a Flash block targeted for a program/erase operation

Definition at line 591 of file `flash_driver.h`.

#### 14.37.7.4 `uint32_t` DFlashBase

For FlexNVM device, this is the base address of D-Flash memory (FlexNVM memory); For non-FlexNVM device, this field is unused

Definition at line 558 of file `flash_driver.h`.

#### 14.37.7.5 `uint32_t` DFlashBase

For FlexNVM device, this is the base address of D-Flash memory (FlexNVM memory); For non-FlexNVM device, this field is unused

Definition at line 582 of file `flash_driver.h`.

#### 14.37.7.6 `uint32_t` DFlashSize

For FlexNVM device, this is the size in byte of area which is used as D-Flash from FlexNVM memory; For non-FlexNVM device, this field is unused

Definition at line 584 of file `flash_driver.h`.

#### 14.37.7.7 `uint32_t` EEESize

For FlexNVM device, this is the size in byte of EEPROM area which was partitioned from FlexRAM; For non-FlexNVM device, this field is unused

Definition at line 589 of file `flash_driver.h`.

#### 14.37.7.8 `uint32_t` EERAMBase

The base address of FlexRAM (for FlexNVM device) or acceleration RAM memory (for non-FlexNVM device)

Definition at line 560 of file `flash_driver.h`.

#### 14.37.7.9 `uint32_t` EERAMBase

The base address of FlexRAM (for FlexNVM device) or acceleration RAM memory (for non-FlexNVM device)

Definition at line 587 of file `flash_driver.h`.

#### 14.37.7.10 `uint16_t` numOfRecordReqMaintain

Number of EEPROM quick write records requiring maintenance

Definition at line 603 of file `flash_driver.h`.

#### 14.37.7.11 `uint32_t` PFlashBase

The base address of P-Flash memory

Definition at line 556 of file `flash_driver.h`.

#### 14.37.7.12 `uint32_t` PFlashBase

The base address of P-Flash memory

Definition at line 580 of file `flash_driver.h`.

**14.37.7.13 uint32\_t PFlashSize**

The size in byte of P-Flash memory

Definition at line 557 of file flash\_driver.h.

**14.37.7.14 uint32\_t PFlashSize**

The size in byte of P-Flash memory

Definition at line 581 of file flash\_driver.h.

**14.37.7.15 uint16\_t sectorEraseCount**

EEPROM sector erase count

Definition at line 604 of file flash\_driver.h.

## 14.38 Flash\_mx25l6433f\_drv

### 14.38.1 Detailed Description

#### Data Structures

- struct [flash\\_mx25l6433f\\_user\\_config\\_t](#)  
*Driver configuration structure. [More...](#)*
- struct [flash\\_mx25l6433f\\_state\\_t](#)  
*Driver internal context structure. [More...](#)*
- struct [flash\\_mx25l6433f\\_secure\\_lock\\_t](#)  
*Flash protection settings Implements : [flash\\_mx25l6433f\\_secure\\_lock\\_t\\_Class](#). [More...](#)*

#### Enumerations

- enum [flash\\_mx25l6433f\\_prot\\_dir\\_t](#) { [FLASH\\_MX25L6433F\\_PROT\\_DIR\\_TOP](#) = 0x00U, [FLASH\\_MX25L6433F\\_PROT\\_DIR\\_BOTTOM](#) = 0x01U }  
*Flash protection direction Implements : [flash\\_mx25l6433f\\_prot\\_dir\\_t\\_Class](#).*
- enum [flash\\_mx25l6433f\\_drv\\_strength\\_t](#) { [FLASH\\_MX25L6433F\\_DRV\\_STRENGTH\\_HIGH](#) = 0x00U, [FLASH\\_MX25L6433F\\_DRV\\_STRENGTH\\_LOW](#) = 0x01U }  
*Flash device drive strength Implements : [flash\\_mx25l6433f\\_drv\\_strength\\_t\\_Class](#).*
- enum [flash\\_mx25l6433f\\_prot\\_size\\_t](#) {  
[FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_0](#) = 0x00U, [FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_64K](#) = 0x01U, [FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_128K](#) = 0x02U, [FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_256K](#) = 0x03U,  
[FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_512K](#) = 0x04U, [FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_1M](#) = 0x05U, [FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_2M](#) = 0x06U, [FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_4M](#) = 0x07U,  
[FLASH\\_MX25L6433F\\_PROT\\_SIZE\\_8M](#) = 0x08U }  
*Size of flash protected area Implements : [flash\\_mx25l6433f\\_prot\\_size\\_t\\_Class](#).*

#### FLASH\_MX25L6433F Driver

- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Init](#) (uint32\_t instance, const [flash\\_mx25l6433f\\_user\\_config\\_t](#) \*userConfigPtr, [flash\\_mx25l6433f\\_state\\_t](#) \*state)  
*Initializes the serial flash memory driver.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Deinit](#) (uint32\_t instance)  
*De-initialize the MX25L6433F flash driver.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_SetProtection](#) (uint32\_t instance, [flash\\_mx25l6433f\\_prot\\_dir\\_t](#) direction, [flash\\_mx25l6433f\\_prot\\_size\\_t](#) size)  
*Configure protected area of the device.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_GetProtection](#) (uint32\_t instance, [flash\\_mx25l6433f\\_prot\\_dir\\_t](#) \*direction, [flash\\_mx25l6433f\\_prot\\_size\\_t](#) \*size)  
*Get protected area of the device.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_SetSecureLock](#) (uint32\_t instance)  
*Locks the customer sector of the secured OTP area.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_GetSecureLock](#) (uint32\_t instance, [flash\\_mx25l6433f\\_secure\\_lock\\_t](#) \*lock)  
*Get lock status of the secured OTP area.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Read](#) (uint32\_t instance, uint32\_t address, uint8\_t \*data, uint32\_t size)  
*Read data from serial flash.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Erase4K](#) (uint32\_t instance, uint32\_t address)  
*Erase a 4k sector in the serial flash.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Erase32K](#) (uint32\_t instance, uint32\_t address)  
*Erase a 32k block in the serial flash.*

- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Erase64K](#) (uint32\_t instance, uint32\_t address)  
*Erase a 64k block in the serial flash.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_EraseAll](#) (uint32\_t instance)  
*Erases the entire serial flash.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_EraseVerify](#) (uint32\_t instance, uint32\_t address, uint32\_t size)  
*Checks whether or not an area in the serial flash is erased.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Program](#) (uint32\_t instance, uint32\_t address, uint8\_t \*data, uint32\_t size)  
*Writes data in serial flash.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_ProgramVerify](#) (uint32\_t instance, uint32\_t address, const uint8\_t \*data, uint32\_t size)  
*Verifies the correctness of the programmed data.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_GetStatus](#) (uint32\_t instance)  
*Get the status of the last operation.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_Reset](#) (uint32\_t instance)  
*Reset the serial flash device.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_EnterOTP](#) (uint32\_t instance)  
*Enters OTP mode.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_ExitOTP](#) (uint32\_t instance)  
*Exits OTP mode.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_EnterDPD](#) (uint32\_t instance)  
*Enters Deep Power Down mode.*
- status\_t [FLASH\\_MX25L6433F\\_DRV\\_ExitDPD](#) (uint32\_t instance)  
*Exits Deep Power Down mode.*

## 14.38.2 Data Structure Documentation

### 14.38.2.1 struct flash\_mx25l6433f\_user\_config\_t

Driver configuration structure.

This structure is used to provide configuration parameters for the mx25l6433f flash driver at initialization time.  
Implements : flash\_mx25l6433f\_user\_config\_t\_Class

Definition at line 85 of file flash\_mx25l6433f\_driver.h.

#### Data Fields

- bool [dmaSupport](#)
- [flash\\_mx25l6433f\\_drv\\_strength\\_t](#) outputDriverStrength

#### Field Documentation

##### 14.38.2.1.1 bool dmaSupport

Enables DMA support in the driver

Definition at line 87 of file flash\_mx25l6433f\_driver.h.

##### 14.38.2.1.2 flash\_mx25l6433f\_drv\_strength\_t outputDriverStrength

Output driver level of the device

Definition at line 88 of file flash\_mx25l6433f\_driver.h.

### 14.38.2.2 struct flash\_mx25l6433f\_state\_t

Driver internal context structure.

This structure is used by the driver for its internal logic. It must be provided by the application through the [FLASH\\_MX25L6433F\\_DRV\\_Init\(\)](#) function, then it cannot be freed until the driver is de-initialized using [FLASH\\_MX25L6433F\\_DRV\\_Deinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 100 of file flash\_mx25l6433f\_driver.h.

### 14.38.2.3 struct flash\_mx25l6433f\_secure\_lock\_t

Flash protection settings Implements : flash\_mx25l6433f\_secure\_lock\_t\_Class.

Definition at line 114 of file flash\_mx25l6433f\_driver.h.

#### Data Fields

- bool [userAreaLock](#)
- bool [factoryAreaLock](#)

#### Field Documentation

##### 14.38.2.3.1 bool factoryAreaLock

Factory secured area (2nd 4KB region) is locked.

Definition at line 117 of file flash\_mx25l6433f\_driver.h.

##### 14.38.2.3.2 bool userAreaLock

User secured area (1st 4KB region) is locked.

Definition at line 116 of file flash\_mx25l6433f\_driver.h.

### 14.38.3 Enumeration Type Documentation

#### 14.38.3.1 enum flash\_mx25l6433f\_drv\_strength\_t

Flash device drive strength Implements : flash\_mx25l6433f\_drv\_strength\_t\_Class.

#### Enumerator

**FLASH\_MX25L6433F\_DRV\_STRENGTH\_HIGH** Full driver strength.

**FLASH\_MX25L6433F\_DRV\_STRENGTH\_LOW** Low (1/4) driver strength.

Definition at line 50 of file flash\_mx25l6433f\_driver.h.

#### 14.38.3.2 enum flash\_mx25l6433f\_prot\_dir\_t

Flash protection direction Implements : flash\_mx25l6433f\_prot\_dir\_t\_Class.

#### Enumerator

**FLASH\_MX25L6433F\_PROT\_DIR\_TOP** Top flash area protected.

**FLASH\_MX25L6433F\_PROT\_DIR\_BOTTOM** Bottom flash area protected.

Definition at line 40 of file flash\_mx25l6433f\_driver.h.

#### 14.38.3.3 enum flash\_mx25l6433f\_prot\_size\_t

Size of flash protected area Implements : flash\_mx25l6433f\_prot\_size\_t\_Class.

## Enumerator

**FLASH\_MX25L6433F\_PROT\_SIZE\_0** Entire flash unprotected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_64K** 64k flash area protected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_128K** 128k flash area protected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_256K** 256k flash area protected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_512K** 512k flash area protected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_1M** 1M flash area protected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_2M** 2M flash area protected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_4M** 4M flash area protected.  
**FLASH\_MX25L6433F\_PROT\_SIZE\_8M** Entire flash area protected.

Definition at line 60 of file flash\_mx25l6433f\_driver.h.

## 14.38.4 Function Documentation

## 14.38.4.1 status\_t FLASH\_MX25L6433F\_DRV\_Deinit ( uint32\_t instance )

De-initialize the MX25L6433F flash driver.

This function de-initializes the MX25L6433F flash driver. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

## Returns

Error or success status returned by API

Definition at line 561 of file flash\_mx25l6433f\_driver.c.

## 14.38.4.2 status\_t FLASH\_MX25L6433F\_DRV\_EnterDPD ( uint32\_t instance )

Enters Deep Power Down mode.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

## Returns

Error or success status returned by API

Definition at line 1044 of file flash\_mx25l6433f\_driver.c.

## 14.38.4.3 status\_t FLASH\_MX25L6433F\_DRV\_EnterOTP ( uint32\_t instance )

Enters OTP mode.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

## Returns

Error or success status returned by API

Definition at line 1002 of file flash\_mx25l6433f\_driver.c.

14.38.4.4 `status_t FLASH_MX25L6433F_DRV_Erase32K ( uint32_t instance, uint32_t address )`

Erase a 32k block in the serial flash.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>address</i>	Address of block to be erased

## Returns

Error or success status returned by API

Definition at line 768 of file flash\_mx25l6433f\_driver.c.

**14.38.4.5** `status_t FLASH_MX25L6433F_DRV_Erase4K ( uint32_t instance, uint32_t address )`

Erase a 4k sector in the serial flash.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>address</i>	Address of sector to be erased

## Returns

Error or success status returned by API

Definition at line 741 of file flash\_mx25l6433f\_driver.c.

**14.38.4.6** `status_t FLASH_MX25L6433F_DRV_Erase64K ( uint32_t instance, uint32_t address )`

Erase a 64k block in the serial flash.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>address</i>	Address of block to be erased

## Returns

Error or success status returned by API

Definition at line 795 of file flash\_mx25l6433f\_driver.c.

**14.38.4.7** `status_t FLASH_MX25L6433F_DRV_EraseAll ( uint32_t instance )`

Erases the entire serial flash.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

## Returns

Error or success status returned by API

Definition at line 822 of file flash\_mx25l6433f\_driver.c.

**14.38.4.8** `status_t FLASH_MX25L6433F_DRV_EraseVerify ( uint32_t instance, uint32_t address, uint32_t size )`

Checks whether or not an area in the serial flash is erased.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>address</i>	Start address of area to be verified
<i>size</i>	Size of area to be verified

**Returns**

Error or success status returned by API

Definition at line 849 of file flash\_mx25l6433f\_driver.c.

14.38.4.9 `status_t FLASH_MX25L6433F_DRV_ExitDPD ( uint32_t instance )`

Exits Deep Power Down mode.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

**Returns**

Error or success status returned by API

Definition at line 1065 of file flash\_mx25l6433f\_driver.c.

14.38.4.10 `status_t FLASH_MX25L6433F_DRV_ExitOTP ( uint32_t instance )`

Exits OTP mode.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

**Returns**

Error or success status returned by API

Definition at line 1023 of file flash\_mx25l6433f\_driver.c.

14.38.4.11 `status_t FLASH_MX25L6433F_DRV_GetProtection ( uint32_t instance, flash_mx25l6433f_prot_dir_t * direction, flash_mx25l6433f_prot_size_t * size )`

Get protected area of the device.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>direction</i>	Location of protected area (top or bottom)
<i>size</i>	Size of protected area

**Returns**

Error or success status returned by API

Definition at line 614 of file flash\_mx25l6433f\_driver.c.

14.38.4.12 `status_t FLASH_MX25L6433F_DRV_GetSecureLock ( uint32_t instance, flash_mx25l6433f_secure_lock_t * lock )`

Get lock status of the secured OTP area.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>lock</i>	Lock status of the secured OTP area

## Returns

Error or success status returned by API

Definition at line 682 of file flash\_mx25l6433f\_driver.c.

## 14.38.4.13 status\_t FLASH\_MX25L6433F\_DRV\_GetStatus ( uint32\_t instance )

Get the status of the last operation.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

## Returns

Error or success status returned by API

Definition at line 937 of file flash\_mx25l6433f\_driver.c.

## 14.38.4.14 status\_t FLASH\_MX25L6433F\_DRV\_Init ( uint32\_t instance, const flash\_mx25l6433f\_user\_config\_t \* userConfigPtr, flash\_mx25l6433f\_state\_t \* state )

Initializes the serial flash memory driver.

This function initializes the MX25L6433F flash driver and prepares it for operation.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>userConfigPtr</i>	Pointer to the MX25L6433F flash driver user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>master</i>	Pointer to the MX25L6433F flash driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">FLASH_MX25L6433F_DRV_Deinit()</a> .

## Returns

Error or success status returned by API

Definition at line 522 of file flash\_mx25l6433f\_driver.c.

## 14.38.4.15 status\_t FLASH\_MX25L6433F\_DRV\_Program ( uint32\_t instance, uint32\_t address, uint8\_t \* data, uint32\_t size )

Writes data in serial flash.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>address</i>	Start address of area to be programmed

<i>data</i>	Data to be programmed in flash
<i>size</i>	Size of data buffer

**Returns**

Error or success status returned by API

Definition at line 872 of file flash\_mx25l6433f\_driver.c.

14.38.4.16 `status_t FLASH_MX25L6433F_DRV_ProgramVerify ( uint32_t instance, uint32_t address, const uint8_t * data, uint32_t size )`

Verifies the correctness of the programmed data.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>address</i>	Start address of area to be verified
<i>data</i>	Data to be verified
<i>size</i>	Size of data buffer

**Returns**

Error or success status returned by API

Definition at line 911 of file flash\_mx25l6433f\_driver.c.

14.38.4.17 `status_t FLASH_MX25L6433F_DRV_Read ( uint32_t instance, uint32_t address, uint8_t * data, uint32_t size )`

Read data from serial flash.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>address</i>	Start address for read operation
<i>data</i>	Buffer where to store read data
<i>size</i>	Size of data buffer

**Returns**

Error or success status returned by API

Definition at line 709 of file flash\_mx25l6433f\_driver.c.

14.38.4.18 `status_t FLASH_MX25L6433F_DRV_Reset ( uint32_t instance )`

Reset the serial flash device.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

**Returns**

Error or success status returned by API

Definition at line 977 of file flash\_mx25l6433f\_driver.c.

14.38.4.19 `status_t FLASH_MX25L6433F_DRV_SetProtection ( uint32_t instance, flash_mx25l6433f_prot_dir_t direction, flash_mx25l6433f_prot_size_t size )`

Configure protected area of the device.

---

This function configures the size and location (top or bottom) of protected area. Note that due to device limitations, once the protected area is set to BOTTOM it cannot be changed back (the setting is "one time program")

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>direction</i>	Location of protected area (top or bottom)
<i>size</i>	Size of protected area

**Returns**

Error or success status returned by API

Definition at line 578 of file flash\_mx25l6433f\_driver.c.

14.38.4.20 `status_t FLASH_MX25L6433F_DRV_SetSecureLock ( uint32_t instance )`

Locks the customer sector of the secured OTP area.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

**Returns**

Error or success status returned by API

Definition at line 656 of file flash\_mx25l6433f\_driver.c.

## 14.39 FlexCAN Driver

### 14.39.1 Detailed Description

#### How to use the FlexCAN driver in your application

In order to be able to use the FlexCAN in your application, the first thing to do is initializing it with the desired configuration. This is done by calling the **FLEXCAN\_DRV\_Init** function. One of the arguments passed to this function is the configuration which will be used for the FlexCAN module, specified by the **flexcan\_user\_config\_t** structure.

The **flexcan\_user\_config\_t** structure allows you to configure the following:

- the number of message buffers needed;
- the number of Rx FIFO ID filters needed;
- enable/disable the Rx FIFO feature;
- the operation mode, which can be one of the following:
  - normal mode;
  - listen-only mode;
  - loopback mode;
  - freeze mode;
  - disable mode;
- the payload size of the message buffers:
  - 8 bytes;
  - 16 bytes (only available with the FD feature enabled);
  - 32 bytes (only available with the FD feature enabled);
  - 64 bytes (only available with the FD feature enabled);
- enable/disable the Flexible Data-rate feature;
- the clock source of the CAN Protocol Engine (PE);
- the bitrate used for standard frames or for the arbitration phase of FD frames;
- the bitrate used for the data phase of FD frames;
- the Rx transfer type, which can be one of the following:
  - using interrupts;
  - using DMA;
- the DMA channel number to be used for DMA transfers;

The bitrate is represented by a **flexcan\_time\_segment\_t** structure, with the following fields:

- propagation segment;
- phase segment 1;
- phase segment 2;
- clock prescaler division factor;
- resync jump width.

Details about these fields can be found in the reference manual.

In order to use a mailbox for transmission/reception, it should be initialized using either **FLEXCAN\_DRV\_ConfigRxMb**, **FLEXCAN\_DRV\_ConfigRxFifo** or **FLEXCAN\_DRV\_ConfigTxMb**.

After having the mailbox configured, you can start sending/receiving using it by calling one of the following functions:

- FLEXCAN\_DRV\_Send;
- FLEXCAN\_DRV\_SendBlocking;
- FLEXCAN\_DRV\_Receive;
- FLEXCAN\_DRV\_ReceiveBlocking;
- FLEXCAN\_DRV\_RxFifo;
- FLEXCAN\_DRV\_RxFifoBlocking.

A default FlexCAN configuration can be accessed by calling the **FLEXCAN\_DRV\_GetDefaultConfig** function. This function takes as argument a **flexcan\_user\_config\_t** structure and fills it according to the following settings:

- 16 message buffers
- flexible data rate disabled
- Rx FIFO disabled
- normal operation mode
- 8 byte payload size
- Protocol Engine clock = Oscillator clock
- bitrate of 500 Kbit/s (computed for PE clock = 8 MHz with sample point = 87.5)

#### Important Notes

- The FlexCAN driver does not handle clock setup or any kind of pin configuration. This is handled by the Clock Manager and PinSettings modules, respectively. The driver assumes that correct clock configurations have been made, so it is the user's responsibility to set up clocking and pin configurations correctly.
- For some platforms, the clock source of the CAN Protocol Engine (PE) is not configurable from the FlexCAN module. If this feature is not supported, the *pe\_clock* field from the FlexCAN configuration structure is not present.
- DMA module has to be initialized prior to FlexCAN Rx FIFO usage in DMA mode; also, the DMA channel needs to be allocated by the application (the driver only takes care of configuring the DMA channel received in the configuration structure).

#### Example:

```
#define INST_CANCOM1 (0U)
#define RX_MAILBOX (1U)
#define MSG_ID (2U)

flexcan_state_t canCom1_State;

const flexcan_user_config_t canCom1_InitConfig0 = {
    .fd_enable = true,
    .pe_clock = FLEXCAN_CLK_SOURCE_SOSCDIV2,
    .max_num_mb = 16,
    .num_id_filters = FLEXCAN_RX_FIFO_ID_FILTERS_8,
    .is_rx_fifo_needed = false,
    .flexcanMode = FLEXCAN_NORMAL_MODE,
    .payload = FLEXCAN_PAYLOAD_SIZE_8,
    .bitrate = {
        .propSeg = 7,
        .phaseSeg1 = 4,
    }
}
```

```

        .phaseSeg2 = 1,
        .preDivider = 0,
        .rJumpwidth = 1
    },
    .bitrate_cbt = {
        .propSeg = 11,
        .phaseSeg1 = 1,
        .phaseSeg2 = 1,
        .preDivider = 0,
        .rJumpwidth = 1
    },
    .transfer_type = FLEXCAN_RXFIFO_USING_INTERRUPTS,
    .rxFifoDMAChannel = 0U
};

/* Initialize FlexCAN driver */
FLEXCAN_DRV_Init(INST_CANCOM1, &canCom1_State, &canCom1_InitConfig0);

/* Set information about the data to be received */
flexcan_data_info_t dataInfo =
{
    .data_length = 1U,
    .msg_id_type = FLEXCAN_MSG_ID_STD,
    .enable_brs = true,
    .fd_enable = true,
    .fd_padding = 0U
};

/* Configure Rx message buffer with index 1 to receive frames with ID 2 */
FLEXCAN_DRV_ConfigRxMb(INST_CANCOM1, RX_MAILBOX, &dataInfo, MSG_ID);

/* Receive a frame in the recvBuff variable */
flexcan_msgbuff_t recvBuff;

FLEXCAN_DRV_Receive(INST_CANCOM1, RX_MAILBOX, &recvBuff);
/* Wait for the message to be received */
while (FLEXCAN_DRV_GetTransferStatus(INST_CANCOM1, RX_MAILBOX) == STATUS_BUSY)
    ;

/* De-initialize driver */
FLEXCAN_DRV_Deinit(INST_CANCOM1);

```

## Data Structures

- struct [flexcan\\_msgbuff\\_t](#)  
FlexCAN message buffer structure Implements : [flexcan\\_msgbuff\\_t\\_Class](#). [More...](#)
- struct [flexcan\\_mb\\_handle\\_t](#)  
Information needed for internal handling of a given MB. Implements : [flexcan\\_mb\\_handle\\_t\\_Class](#). [More...](#)
- struct [FlexCANState](#)  
Internal driver state information. [More...](#)
- struct [flexcan\\_data\\_info\\_t](#)  
FlexCAN data info from user Implements : [flexcan\\_data\\_info\\_t\\_Class](#). [More...](#)
- struct [flexcan\\_id\\_table\\_t](#)  
FlexCAN Rx FIFO ID filter table structure Implements : [flexcan\\_id\\_table\\_t\\_Class](#). [More...](#)
- struct [flexcan\\_time\\_segment\\_t](#)  
FlexCAN bitrate related structures Implements : [flexcan\\_time\\_segment\\_t\\_Class](#). [More...](#)
- struct [flexcan\\_user\\_config\\_t](#)  
FlexCAN configuration. [More...](#)

## Typedefs

- typedef struct [FlexCANState](#) [flexcan\\_state\\_t](#)  
Internal driver state information.
- typedef void(\* [flexcan\\_callback\\_t](#)) (uint8\_t instance, [flexcan\\_event\\_type\\_t](#) eventType, [flexcan\\_state\\_t](#) \*flexcanState)  
FlexCAN Driver callback function type Implements : [flexcan\\_callback\\_t\\_Class](#).

## Enumerations

- enum `flexcan_rxfifo_transfer_type_t` { `FLEXCAN_RXFIFO_USING_INTERRUPTS`, `FLEXCAN_RXFIFO_USING_DMA` }  
*The type of the RxFIFO transfer (interrupts/DMA). Implements : flexcan\_rxfifo\_transfer\_type\_t Class.*
- enum `flexcan_event_type_t` { `FLEXCAN_EVENT_RX_COMPLETE`, `FLEXCAN_EVENT_RXFIFO_COMPLETE`, `FLEXCAN_EVENT_TX_COMPLETE` }  
*The type of the event which occurred when the callback was invoked. Implements : flexcan\_event\_type\_t Class.*
- enum `flexcan_mb_state_t` { `FLEXCAN_MB_IDLE`, `FLEXCAN_MB_RX_BUSY`, `FLEXCAN_MB_TX_BUSY` }  
*The state of a given MB (idle/Rx busy/Tx busy). Implements : flexcan\_mb\_state\_t Class.*
- enum `flexcan_msgbuff_id_type_t` { `FLEXCAN_MSG_ID_STD`, `FLEXCAN_MSG_ID_EXT` }  
*FlexCAN Message Buffer ID type Implements : flexcan\_msgbuff\_id\_type\_t Class.*
- enum `flexcan_rx_fifo_id_filter_num_t` {  
`FLEXCAN_RX_FIFO_ID_FILTERS_8 = 0x0`, `FLEXCAN_RX_FIFO_ID_FILTERS_16 = 0x1`, `FLEXCAN_RX_FIFO_ID_FILTERS_24 = 0x2`, `FLEXCAN_RX_FIFO_ID_FILTERS_32 = 0x3`,  
`FLEXCAN_RX_FIFO_ID_FILTERS_40 = 0x4`, `FLEXCAN_RX_FIFO_ID_FILTERS_48 = 0x5`, `FLEXCAN_RX_FIFO_ID_FILTERS_56 = 0x6`, `FLEXCAN_RX_FIFO_ID_FILTERS_64 = 0x7`,  
`FLEXCAN_RX_FIFO_ID_FILTERS_72 = 0x8`, `FLEXCAN_RX_FIFO_ID_FILTERS_80 = 0x9`, `FLEXCAN_RX_FIFO_ID_FILTERS_88 = 0xA`, `FLEXCAN_RX_FIFO_ID_FILTERS_96 = 0xB`,  
`FLEXCAN_RX_FIFO_ID_FILTERS_104 = 0xC`, `FLEXCAN_RX_FIFO_ID_FILTERS_112 = 0xD`, `FLEXCAN_RX_FIFO_ID_FILTERS_120 = 0xE`, `FLEXCAN_RX_FIFO_ID_FILTERS_128 = 0xF` }  
*FlexCAN Rx FIFO filters number Implements : flexcan\_rx\_fifo\_id\_filter\_num\_t Class.*
- enum `flexcan_rx_mask_type_t` { `FLEXCAN_RX_MASK_GLOBAL`, `FLEXCAN_RX_MASK_INDIVIDUAL` }  
*FlexCAN Rx mask type. Implements : flexcan\_rx\_mask\_type\_t Class.*
- enum `flexcan_rx_fifo_id_element_format_t` { `FLEXCAN_RX_FIFO_ID_FORMAT_A`, `FLEXCAN_RX_FIFO_ID_FORMAT_B`, `FLEXCAN_RX_FIFO_ID_FORMAT_C`, `FLEXCAN_RX_FIFO_ID_FORMAT_D` }  
*ID formats for Rx FIFO Implements : flexcan\_rx\_fifo\_id\_element\_format\_t Class.*
- enum `flexcan_operation_modes_t` {  
`FLEXCAN_NORMAL_MODE`, `FLEXCAN_LISTEN_ONLY_MODE`, `FLEXCAN_LOOPBACK_MODE`, `FLEXCAN_FREEZE_MODE`,  
`FLEXCAN_DISABLE_MODE` }  
*FlexCAN operation modes Implements : flexcan\_operation\_modes\_t Class.*
- enum `flexcan_fd_payload_size_t` { `FLEXCAN_PAYLOAD_SIZE_8 = 0`, `FLEXCAN_PAYLOAD_SIZE_16`, `FLEXCAN_PAYLOAD_SIZE_32`, `FLEXCAN_PAYLOAD_SIZE_64` }  
*FlexCAN payload sizes Implements : flexcan\_fd\_payload\_size\_t Class.*

## Bit rate

- void `FLEXCAN_DRV_SetBitrate` (uint8\_t instance, const flexcan\_time\_segment\_t \*bitrate)  
*Sets the FlexCAN bit rate for standard frames or the arbitration phase of FD frames.*
- void `FLEXCAN_DRV_SetBitrateCbt` (uint8\_t instance, const flexcan\_time\_segment\_t \*bitrate)  
*Sets the FlexCAN bit rate for the data phase of FD frames (BRS enabled).*
- void `FLEXCAN_DRV_GetBitrate` (uint8\_t instance, flexcan\_time\_segment\_t \*bitrate)  
*Gets the FlexCAN bit rate for standard frames or the arbitration phase of FD frames.*
- void `FLEXCAN_DRV_GetBitrateFD` (uint8\_t instance, flexcan\_time\_segment\_t \*bitrate)  
*Gets the FlexCAN bit rate for the data phase of FD frames (BRS enabled).*

## Rx MB and Rx FIFO masks

- void `FLEXCAN_DRV_SetRxMaskType` (uint8\_t instance, flexcan\_rx\_mask\_type\_t type)  
*Sets the Rx masking type.*
- void `FLEXCAN_DRV_SetRxFifoGlobalMask` (uint8\_t instance, flexcan\_msgbuff\_id\_type\_t id\_type, uint32\_t mask)

- Sets the FlexCAN Rx FIFO global mask (standard or extended).*

  - void `FLEXCAN_DRV_SetRxMbGlobalMask` (uint8\_t instance, flexcan\_msgbuff\_id\_type\_t id\_type, uint32\_t mask)
- Sets the FlexCAN Rx MB global mask (standard or extended).*

  - void `FLEXCAN_DRV_SetRxMb14Mask` (uint8\_t instance, flexcan\_msgbuff\_id\_type\_t id\_type, uint32\_t mask)
- Sets the FlexCAN Rx MB 14 mask (standard or extended).*

  - void `FLEXCAN_DRV_SetRxMb15Mask` (uint8\_t instance, flexcan\_msgbuff\_id\_type\_t id\_type, uint32\_t mask)
- Sets the FlexCAN Rx MB 15 mask (standard or extended).*

  - status\_t `FLEXCAN_DRV_SetRxIndividualMask` (uint8\_t instance, flexcan\_msgbuff\_id\_type\_t id\_type, uint8\_t mb\_idx, uint32\_t mask)

*Sets the FlexCAN Rx individual mask (standard or extended).*

#### Initialization and Shutdown

- void `FLEXCAN_DRV_GetDefaultConfig` (flexcan\_user\_config\_t \*config)
 

*Gets the default configuration structure.*
- status\_t `FLEXCAN_DRV_Init` (uint8\_t instance, flexcan\_state\_t \*state, const flexcan\_user\_config\_t \*data)
 

*Initializes the FlexCAN peripheral.*
- status\_t `FLEXCAN_DRV_Deinit` (uint8\_t instance)
 

*Shuts down a FlexCAN instance.*
- void `FLEXCAN_DRV_SetTDCOffset` (uint8\_t instance, bool enable, uint8\_t offset)
 

*Enables/Disables the Transceiver Delay Compensation feature and sets the Transceiver Delay Compensation Offset (offset value to be added to the measured transceiver's loop delay in order to define the position of the delayed comparison point when bit rate switching is active).*
- uint8\_t `FLEXCAN_DRV_GetTDCValue` (uint8\_t instance)
 

*Gets the value of the Transceiver Delay Compensation.*
- bool `FLEXCAN_DRV_GetTDCFail` (uint8\_t instance)
 

*Gets the value of the TDC Fail flag.*
- void `FLEXCAN_DRV_ClearTDCFail` (uint8\_t instance)
 

*Clears the TDC Fail flag.*

#### Send configuration

- status\_t `FLEXCAN_DRV_ConfigTxMb` (uint8\_t instance, uint8\_t mb\_idx, const flexcan\_data\_info\_t \*tx\_info, uint32\_t msg\_id)
 

*FlexCAN transmit message buffer field configuration.*
- status\_t `FLEXCAN_DRV_SendBlocking` (uint8\_t instance, uint8\_t mb\_idx, const flexcan\_data\_info\_t \*tx\_info, uint32\_t msg\_id, const uint8\_t \*mb\_data, uint32\_t timeout\_ms)
 

*Sends a CAN frame using the specified message buffer, in a blocking manner.*
- status\_t `FLEXCAN_DRV_Send` (uint8\_t instance, uint8\_t mb\_idx, const flexcan\_data\_info\_t \*tx\_info, uint32\_t msg\_id, const uint8\_t \*mb\_data)
 

*Sends a CAN frame using the specified message buffer.*

#### Receive configuration

- status\_t `FLEXCAN_DRV_ConfigRxMb` (uint8\_t instance, uint8\_t mb\_idx, const flexcan\_data\_info\_t \*rx\_info, uint32\_t msg\_id)
 

*FlexCAN receive message buffer field configuration.*
- void `FLEXCAN_DRV_ConfigRxFifo` (uint8\_t instance, flexcan\_rx\_fifo\_id\_element\_format\_t id\_format, const flexcan\_id\_table\_t \*id\_filter\_table)
 

*FlexCAN Rx FIFO field configuration.*

- status\_t [FLEXCAN\\_DRV\\_ReceiveBlocking](#) (uint8\_t instance, uint8\_t mb\_idx, [flexcan\\_msgbuff\\_t](#) \*data, uint32\_t timeout\_ms)  
*Receives a CAN frame using the specified message buffer, in a blocking manner.*
- status\_t [FLEXCAN\\_DRV\\_Receive](#) (uint8\_t instance, uint8\_t mb\_idx, [flexcan\\_msgbuff\\_t](#) \*data)  
*Receives a CAN frame using the specified message buffer.*
- status\_t [FLEXCAN\\_DRV\\_RxFifoBlocking](#) (uint8\_t instance, [flexcan\\_msgbuff\\_t](#) \*data, uint32\_t timeout\_ms)  
*Receives a CAN frame using the message FIFO, in a blocking manner.*
- status\_t [FLEXCAN\\_DRV\\_RxFifo](#) (uint8\_t instance, [flexcan\\_msgbuff\\_t](#) \*data)  
*Receives a CAN frame using the message FIFO.*

#### Transfer status

- status\_t [FLEXCAN\\_DRV\\_AbortTransfer](#) (uint8\_t instance, uint8\_t mb\_idx)  
*Ends a non-blocking FlexCAN transfer early.*
- status\_t [FLEXCAN\\_DRV\\_GetTransferStatus](#) (uint8\_t instance, uint8\_t mb\_idx)  
*Returns whether the previous FlexCAN transfer has finished.*

#### IRQ handler callback

- void [FLEXCAN\\_DRV\\_InstallEventCallback](#) (uint8\_t instance, [flexcan\\_callback\\_t](#) callback, void \*callback←Param)  
*Installs a callback function for the IRQ handler.*

### 14.39.2 Data Structure Documentation

#### 14.39.2.1 struct flexcan\_msgbuff\_t

FlexCAN message buffer structure Implements : [flexcan\\_msgbuff\\_t\\_Class](#).

Definition at line 81 of file [flexcan\\_driver.h](#).

#### Data Fields

- uint32\_t [cs](#)
- uint32\_t [msgld](#)
- uint8\_t [data](#) [64]
- uint8\_t [dataLen](#)

#### Field Documentation

##### 14.39.2.1.1 uint32\_t cs

#### Code and Status

Definition at line 82 of file [flexcan\\_driver.h](#).

##### 14.39.2.1.2 uint8\_t data[64]

Data bytes of the FlexCAN message

Definition at line 84 of file [flexcan\\_driver.h](#).

##### 14.39.2.1.3 uint8\_t dataLen

Length of data in bytes

Definition at line 85 of file [flexcan\\_driver.h](#).

#### 14.39.2.1.4 uint32\_t msgId

Message Buffer ID

Definition at line 83 of file flexcan\_driver.h.

#### 14.39.2.2 struct flexcan\_mb\_handle\_t

Information needed for internal handling of a given MB. Implements : flexcan\_mb\_handle\_t\_Class.

Definition at line 91 of file flexcan\_driver.h.

##### Data Fields

- flexcan\_msgbuff\_t \* mb\_message
- semaphore\_t mbSema
- flexcan\_mb\_state\_t state
- bool isBlocking
- bool isRemote

##### Field Documentation

#### 14.39.2.2.1 bool isBlocking

True if the transfer is blocking

Definition at line 95 of file flexcan\_driver.h.

#### 14.39.2.2.2 bool isRemote

True if the frame is a remote frame

Definition at line 96 of file flexcan\_driver.h.

#### 14.39.2.2.3 flexcan\_msgbuff\_t\* mb\_message

The FlexCAN MB structure

Definition at line 92 of file flexcan\_driver.h.

#### 14.39.2.2.4 semaphore\_t mbSema

Semaphore used for signaling completion of a blocking transfer

Definition at line 93 of file flexcan\_driver.h.

#### 14.39.2.2.5 flexcan\_mb\_state\_t state

The state of the current MB (idle/Rx busy/Tx busy)

Definition at line 94 of file flexcan\_driver.h.

#### 14.39.2.3 struct FlexCANState

Internal driver state information.

##### Note

The contents of this structure are internal to the driver and should not be modified by users. Also, contents of the structure are subject to change in future releases. Implements : flexcan\_state\_t\_Class

Definition at line 107 of file flexcan\_driver.h.

##### Data Fields

- volatile flexcan\_mb\_handle\_t mbs [FEATURE\_CAN\_MAX\_MB\_NUM]

- void(\* [callback](#) )(uint8\_t instance, [flexcan\\_event\\_type\\_t](#) eventType, struct [FlexCANState](#) \*state)
- void \* [callbackParam](#)
- [flexcan\\_rxfifo\\_transfer\\_type\\_t](#) transferType

#### Field Documentation

##### 14.39.2.3.1 void(\* [callback](#) )(uint8\_t instance, [flexcan\\_event\\_type\\_t](#) eventType, struct [FlexCANState](#) \*state)

IRQ handler callback function.

Definition at line 109 of file [flexcan\\_driver.h](#).

##### 14.39.2.3.2 void\* [callbackParam](#)

Parameter used to pass user data when invoking the callback function.

Definition at line 111 of file [flexcan\\_driver.h](#).

##### 14.39.2.3.3 volatile [flexcan\\_mb\\_handle\\_t](#) mbs[[FEATURE\\_CAN\\_MAX\\_MB\\_NUM](#)]

Array containing information related to each MB

Definition at line 108 of file [flexcan\\_driver.h](#).

##### 14.39.2.3.4 [flexcan\\_rxfifo\\_transfer\\_type\\_t](#) transferType

Type of RxFIFO transfer.

Definition at line 115 of file [flexcan\\_driver.h](#).

##### 14.39.2.4 struct [flexcan\\_data\\_info\\_t](#)

FlexCAN data info from user Implements : [flexcan\\_data\\_info\\_t\\_Class](#).

Definition at line 121 of file [flexcan\\_driver.h](#).

#### Data Fields

- [flexcan\\_msgbuff\\_id\\_type\\_t](#) msg\_id\_type
- uint32\_t [data\\_length](#)
- bool [fd\\_enable](#)
- uint8\_t [fd\\_padding](#)
- bool [enable\\_brs](#)
- bool [is\\_remote](#)

#### Field Documentation

##### 14.39.2.4.1 uint32\_t [data\\_length](#)

Length of Data in Bytes

Definition at line 123 of file [flexcan\\_driver.h](#).

##### 14.39.2.4.2 bool [enable\\_brs](#)

Enable bit rate switch inside a CAN FD format frame

Definition at line 127 of file [flexcan\\_driver.h](#).

##### 14.39.2.4.3 bool [fd\\_enable](#)

Enable or disable FD

Definition at line 124 of file [flexcan\\_driver.h](#).

#### 14.39.2.4.4 uint8\_t fd\_padding

Set a value for padding. It will be used when the data length code (DLC) specifies a bigger payload size than data\_length to fill the MB

Definition at line 125 of file flexcan\_driver.h.

#### 14.39.2.4.5 bool is\_remote

Specifies if the frame is standard or remote

Definition at line 128 of file flexcan\_driver.h.

#### 14.39.2.4.6 flexcan\_msgbuff\_id\_type\_t msg\_id\_type

Type of message ID (standard or extended)

Definition at line 122 of file flexcan\_driver.h.

#### 14.39.2.5 struct flexcan\_id\_table\_t

FlexCAN Rx FIFO ID filter table structure Implements : flexcan\_id\_table\_t\_Class.

Definition at line 175 of file flexcan\_driver.h.

##### Data Fields

- bool [isRemoteFrame](#)
- bool [isExtendedFrame](#)
- uint32\_t \* [idFilter](#)

##### Field Documentation

#### 14.39.2.5.1 uint32\_t\* idFilter

Rx FIFO ID filter elements

Definition at line 178 of file flexcan\_driver.h.

#### 14.39.2.5.2 bool isExtendedFrame

Extended frame

Definition at line 177 of file flexcan\_driver.h.

#### 14.39.2.5.3 bool isRemoteFrame

Remote frame

Definition at line 176 of file flexcan\_driver.h.

#### 14.39.2.6 struct flexcan\_time\_segment\_t

FlexCAN bitrate related structures Implements : flexcan\_time\_segment\_t\_Class.

Definition at line 205 of file flexcan\_driver.h.

##### Data Fields

- uint32\_t [propSeg](#)
- uint32\_t [phaseSeg1](#)
- uint32\_t [phaseSeg2](#)
- uint32\_t [preDivider](#)
- uint32\_t [rJumpwidth](#)

## Field Documentation

### 14.39.2.6.1 uint32\_t phaseSeg1

Phase segment 1

Definition at line 207 of file flexcan\_driver.h.

### 14.39.2.6.2 uint32\_t phaseSeg2

Phase segment 2

Definition at line 208 of file flexcan\_driver.h.

### 14.39.2.6.3 uint32\_t preDivider

Clock prescaler division factor

Definition at line 209 of file flexcan\_driver.h.

### 14.39.2.6.4 uint32\_t propSeg

Propagation segment

Definition at line 206 of file flexcan\_driver.h.

### 14.39.2.6.5 uint32\_t rJumpwidth

Resync jump width

Definition at line 210 of file flexcan\_driver.h.

### 14.39.2.7 struct flexcan\_user\_config\_t

FlexCAN configuration.

Definition at line 217 of file flexcan\_driver.h.

## Data Fields

- [uint32\\_t max\\_num\\_mb](#)
- [flexcan\\_rx\\_fifo\\_id\\_filter\\_num\\_t num\\_id\\_filters](#)
- [bool is\\_rx\\_fifo\\_needed](#)
- [flexcan\\_operation\\_modes\\_t flexcanMode](#)
- [flexcan\\_fd\\_payload\\_size\\_t payload](#)
- [bool fd\\_enable](#)
- [flexcan\\_time\\_segment\\_t bitrate](#)
- [flexcan\\_time\\_segment\\_t bitrate\\_cbt](#)
- [flexcan\\_rxfifo\\_transfer\\_type\\_t transfer\\_type](#)
- [uint8\\_t rxFifoDMAChannel](#)

## Field Documentation

### 14.39.2.7.1 flexcan\_time\_segment\_t bitrate

The bitrate used for standard frames or for the arbitration phase of FD frames.

Definition at line 231 of file flexcan\_driver.h.

### 14.39.2.7.2 flexcan\_time\_segment\_t bitrate\_cbt

The bitrate used for the data phase of FD frames.

Definition at line 232 of file flexcan\_driver.h.

#### 14.39.2.7.3 bool fd\_enable

Enable/Disable the Flexible Data Rate feature.

Definition at line 227 of file flexcan\_driver.h.

#### 14.39.2.7.4 flexcan\_operation\_modes\_t flexcanMode

User configurable FlexCAN operation modes.

Definition at line 224 of file flexcan\_driver.h.

#### 14.39.2.7.5 bool is\_rx\_fifo\_needed

1 if needed; 0 if not. This controls whether the Rx FIFO feature is enabled or not.

Definition at line 222 of file flexcan\_driver.h.

#### 14.39.2.7.6 uint32\_t max\_num\_mb

The maximum number of Message Buffers

Definition at line 218 of file flexcan\_driver.h.

#### 14.39.2.7.7 flexcan\_rx\_fifo\_id\_filter\_num\_t num\_id\_filters

The number of RX FIFO ID filters needed

Definition at line 220 of file flexcan\_driver.h.

#### 14.39.2.7.8 flexcan\_fd\_payload\_size\_t payload

The payload size of the mailboxes specified in bytes.

Definition at line 226 of file flexcan\_driver.h.

#### 14.39.2.7.9 uint8\_t rxFifoDMAChannel

Specifies the DMA channel number to be used for DMA transfers.

Definition at line 234 of file flexcan\_driver.h.

#### 14.39.2.7.10 flexcan\_rxfifo\_transfer\_type\_t transfer\_type

Specifies if the Rx FIFO uses interrupts or DMA.

Definition at line 233 of file flexcan\_driver.h.

### 14.39.3 Typedef Documentation

#### 14.39.3.1 typedef void(\* flexcan\_callback\_t)(uint8\_t instance, flexcan\_event\_type\_t eventType, flexcan\_state\_t \*flexcanState)

FlexCAN Driver callback function type Implements : flexcan\_callback\_t\_Class.

Definition at line 293 of file flexcan\_driver.h.

#### 14.39.3.2 typedef struct FlexCANState flexcan\_state\_t

Internal driver state information.

#### Note

The contents of this structure are internal to the driver and should not be modified by users. Also, contents of the structure are subject to change in future releases. Implements : flexcan\_state\_t\_Class

#### 14.39.4 Enumeration Type Documentation

##### 14.39.4.1 enum flexcan\_event\_type\_t

The type of the event which occurred when the callback was invoked. Implements : flexcan\_event\_type\_t\_Class.

###### Enumerator

**FLEXCAN\_EVENT\_RX\_COMPLETE** A frame was received in the configured Rx MB.

**FLEXCAN\_EVENT\_RXFIFO\_COMPLETE** A frame was received in the RxFIFO.

**FLEXCAN\_EVENT\_TX\_COMPLETE** A frame was sent from the configured Tx MB.

Definition at line 50 of file flexcan\_driver.h.

##### 14.39.4.2 enum flexcan\_fd\_payload\_size\_t

FlexCAN payload sizes Implements : flexcan\_fd\_payload\_size\_t\_Class.

###### Enumerator

**FLEXCAN\_PAYLOAD\_SIZE\_8** FlexCAN message buffer payload size in bytes

**FLEXCAN\_PAYLOAD\_SIZE\_16** FlexCAN message buffer payload size in bytes

**FLEXCAN\_PAYLOAD\_SIZE\_32** FlexCAN message buffer payload size in bytes

**FLEXCAN\_PAYLOAD\_SIZE\_64** FlexCAN message buffer payload size in bytes

Definition at line 195 of file flexcan\_driver.h.

##### 14.39.4.3 enum flexcan\_mb\_state\_t

The state of a given MB (idle/Rx busy/Tx busy). Implements : flexcan\_mb\_state\_t\_Class.

###### Enumerator

**FLEXCAN\_MB\_IDLE** The MB is not used by any transfer.

**FLEXCAN\_MB\_RX\_BUSY** The MB is used for a reception.

**FLEXCAN\_MB\_TX\_BUSY** The MB is used for a transmission.

Definition at line 64 of file flexcan\_driver.h.

##### 14.39.4.4 enum flexcan\_msgbuff\_id\_type\_t

FlexCAN Message Buffer ID type Implements : flexcan\_msgbuff\_id\_type\_t\_Class.

###### Enumerator

**FLEXCAN\_MSG\_ID\_STD** Standard ID

**FLEXCAN\_MSG\_ID\_EXT** Extended ID

Definition at line 73 of file flexcan\_driver.h.

##### 14.39.4.5 enum flexcan\_operation\_modes\_t

FlexCAN operation modes Implements : flexcan\_operation\_modes\_t\_Class.

###### Enumerator

**FLEXCAN\_NORMAL\_MODE** Normal mode or user mode

**FLEXCAN\_LISTEN\_ONLY\_MODE** Listen-only mode

**FLEXCAN\_LOOPBACK\_MODE** Loop-back mode  
**FLEXCAN\_FREEZE\_MODE** Freeze mode  
**FLEXCAN\_DISABLE\_MODE** Module disable mode

Definition at line 184 of file flexcan\_driver.h.

#### 14.39.4.6 enum flexcan\_rx\_fifo\_id\_element\_format\_t

ID formats for Rx FIFO Implements : flexcan\_rx\_fifo\_id\_element\_format\_t\_Class.

Enumerator

**FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_A** One full ID (standard and extended) per ID Filter Table element.  
**FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_B** Two full standard IDs or two partial 14-bit (standard and extended) IDs per ID Filter Table element.  
**FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_C** Four partial 8-bit Standard IDs per ID Filter Table element.  
**FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_D** All frames rejected.

Definition at line 164 of file flexcan\_driver.h.

#### 14.39.4.7 enum flexcan\_rx\_fifo\_id\_filter\_num\_t

FlexCAN Rx FIFO filters number Implements : flexcan\_rx\_fifo\_id\_filter\_num\_t\_Class.

Enumerator

**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_8** 8 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_16** 16 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_24** 24 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_32** 32 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_40** 40 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_48** 48 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_56** 56 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_64** 64 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_72** 72 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_80** 80 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_88** 88 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_96** 96 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_104** 104 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_112** 112 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_120** 120 Rx FIFO Filters.  
**FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_128** 128 Rx FIFO Filters.

Definition at line 134 of file flexcan\_driver.h.

#### 14.39.4.8 enum flexcan\_rx\_mask\_type\_t

FlexCAN Rx mask type. Implements : flexcan\_rx\_mask\_type\_t\_Class.

Enumerator

**FLEXCAN\_RX\_MASK\_GLOBAL** Rx global mask  
**FLEXCAN\_RX\_MASK\_INDIVIDUAL** Rx individual mask

Definition at line 156 of file flexcan\_driver.h.

## 14.39.4.9 enum flexcan\_rxfifo\_transfer\_type\_t

The type of the RxFIFO transfer (interrupts/DMA). Implements : flexcan\_rxfifo\_transfer\_type\_t\_Class.

## Enumerator

**FLEXCAN\_RXFIFO\_USING\_INTERRUPTS** Use interrupts for RxFIFO.

**FLEXCAN\_RXFIFO\_USING\_DMA** Use DMA for RxFIFO.

Definition at line 42 of file flexcan\_driver.h.

## 14.39.5 Function Documentation

## 14.39.5.1 status\_t FLEXCAN\_DRV\_AbortTransfer ( uint8\_t instance, uint8\_t mb\_idx )

Ends a non-blocking FlexCAN transfer early.

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>mb_idx</i>	The index of the message buffer

## Returns

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_NO\_TRANSFER\_IN\_PROGRESS if no transfer was running

Definition at line 1266 of file flexcan\_driver.c.

## 14.39.5.2 void FLEXCAN\_DRV\_ClearTDCFail ( uint8\_t instance )

Clears the TDC Fail flag.

## Parameters

<i>base</i>	The FlexCAN base address
-------------	--------------------------

Definition at line 1055 of file flexcan\_driver.c.

## 14.39.5.3 void FLEXCAN\_DRV\_ConfigRxFifo ( uint8\_t instance, flexcan\_rx\_fifo\_id\_element\_format\_t id\_format, const flexcan\_id\_table\_t \* id\_filter\_table )

FlexCAN Rx FIFO field configuration.

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>id_format</i>	The format of the Rx FIFO ID Filter Table Elements
<i>id_filter_table</i>	The ID filter table elements which contain RTR bit, IDE bit, and Rx message ID

Definition at line 789 of file flexcan\_driver.c.

## 14.39.5.4 status\_t FLEXCAN\_DRV\_ConfigRxMb ( uint8\_t instance, uint8\_t mb\_idx, const flexcan\_data\_info\_t \* rx\_info, uint32\_t msg\_id )

FlexCAN receive message buffer field configuration.

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>mb_idx</i>	Index of the message buffer
<i>rx_info</i>	Data info
<i>msg_id</i>	ID of the message to transmit

## Returns

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of a message buffer is invalid;

Definition at line 743 of file flexcan\_driver.c.

14.39.5.5 `status_t FLEXCAN_DRV_ConfigTxMb ( uint8_t instance, uint8_t mb_idx, const flexcan_data_info_t * tx_info, uint32_t msg_id )`

FlexCAN transmit message buffer field configuration.

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>mb_idx</i>	Index of the message buffer
<i>tx_info</i>	Data info
<i>msg_id</i>	ID of the message to transmit

## Returns

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of the message buffer is invalid

Definition at line 616 of file flexcan\_driver.c.

14.39.5.6 `status_t FLEXCAN_DRV_Deinit ( uint8_t instance )`

Shuts down a FlexCAN instance.

## Parameters

<i>instance</i>	A FlexCAN instance number
-----------------	---------------------------

## Returns

STATUS\_SUCCESS if successful; STATUS\_ERROR if failed

Definition at line 953 of file flexcan\_driver.c.

14.39.5.7 `void FLEXCAN_DRV_GetBitrate ( uint8_t instance, flexcan_time_segment_t * bitrate )`

Gets the FlexCAN bit rate for standard frames or the arbitration phase of FD frames.

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>bitrate</i>	A pointer to a variable for returning the FlexCAN bit rate settings

Definition at line 197 of file flexcan\_driver.c.

14.39.5.8 `void FLEXCAN_DRV_GetBitrateFD ( uint8_t instance, flexcan_time_segment_t * bitrate )`

Gets the FlexCAN bit rate for the data phase of FD frames (BRS enabled).

**Parameters**

<i>instance</i>	A FlexCAN instance number
<i>bitrate</i>	A pointer to a variable for returning the FlexCAN bit rate settings

Definition at line 221 of file flexcan\_driver.c.

**14.39.5.9** void FLEXCAN\_DRV\_GetDefaultConfig ( flexcan\_user\_config\_t \* config )

Gets the default configuration structure.

This function gets the default configuration structure, with the following settings:

- 16 message buffers
- flexible data rate disabled
- Rx FIFO disabled
- normal operation mode
- 8 byte payload size
- Protocol Engine clock = Oscillator clock
- bitrate of 500 Kbit/s (computed for PE clock = 8 MHz with sample point = 87.5)

**Parameters**

<i>out</i>	<i>config</i>	The configuration structure
------------	---------------	-----------------------------

Definition at line 1702 of file flexcan\_driver.c.

**14.39.5.10** bool FLEXCAN\_DRV\_GetTDCFail ( uint8\_t instance )

Gets the value of the TDC Fail flag.

**Parameters**

<i>base</i>	The FlexCAN base address
-------------	--------------------------

**Returns**

If true, indicates that the TDC mechanism is out of range, unable to compensate the transceiver's loop delay and successfully compare the delayed received bits to the transmitted ones.

Definition at line 1039 of file flexcan\_driver.c.

**14.39.5.11** uint8\_t FLEXCAN\_DRV\_GetTDCValue ( uint8\_t instance )

Gets the value of the Transceiver Delay Compensation.

**Parameters**

<i>base</i>	The FlexCAN base address
-------------	--------------------------

**Returns**

The value of the transceiver loop delay measured from the transmitted EDL to R0 transition edge to the respective received one added to the TDCOFF value specified by FLEXCAN\_HAL\_SetTDCOffset.

Definition at line 1023 of file flexcan\_driver.c.

14.39.5.12 `status_t FLEXCAN_DRV_GetTransferStatus ( uint8_t instance, uint8_t mb_idx )`

Returns whether the previous FlexCAN transfer has finished.

When performing an async transfer, call this function to ascertain the state of the current transfer: in progress (or busy) or complete (success).

**Parameters**

<i>instance</i>	The FlexCAN instance number.
<i>mb_idx</i>	The index of the message buffer.

**Returns**

STATUS\_SUCCESS if successful; STATUS\_BUSY if a resource is busy;

Definition at line 1237 of file flexcan\_driver.c.

```
14.39.5.13 status_t FLEXCAN_DRV_Init ( uint8_t instance, flexcan_state_t * state, const flexcan_user_config_t * data )
```

Initializes the FlexCAN peripheral.

This function initializes

**Parameters**

<i>instance</i>	A FlexCAN instance number
<i>state</i>	Pointer to the FlexCAN driver state structure.
<i>data</i>	The FlexCAN platform data

**Returns**

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of a message buffer is invalid; STATUS\_ERROR if other error occurred

Definition at line 458 of file flexcan\_driver.c.

```
14.39.5.14 void FLEXCAN_DRV_InstallEventCallback ( uint8_t instance, flexcan_callback_t callback, void * callbackParam )
```

Installs a callback function for the IRQ handler.

**Parameters**

<i>instance</i>	The FlexCAN instance number.
<i>callback</i>	The callback function.
<i>callbackParam</i>	User parameter passed to the callback function through the state parameter.

Definition at line 1581 of file flexcan\_driver.c.

```
14.39.5.15 status_t FLEXCAN_DRV_Receive ( uint8_t instance, uint8_t mb_idx, flexcan_msgbuff_t * data )
```

Receives a CAN frame using the specified message buffer.

This function receives a CAN frame using a configured message buffer. The function returns immediately. If a callback is installed, it will be invoked after the frame was received and read into the specified buffer.

**Parameters**

<i>instance</i>	A FlexCAN instance number
<i>mb_idx</i>	Index of the message buffer
<i>data</i>	The FlexCAN receive message buffer data.

**Returns**

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of a message buffer is invalid; STATUS\_BUSY if a resource is busy

Definition at line 864 of file flexcan\_driver.c.

14.39.5.16 `status_t FLEXCAN_DRV_ReceiveBlocking ( uint8_t instance, uint8_t mb_idx, flexcan_msgbuff_t * data, uint32_t timeout_ms )`

Receives a CAN frame using the specified message buffer, in a blocking manner.

This function receives a CAN frame using a configured message buffer. The function blocks until either a frame was received, or the specified timeout expired.

#### Parameters

<i>instance</i>	A FlexCAN instance number
<i>mb_idx</i>	Index of the message buffer
<i>data</i>	The FlexCAN receive message buffer data.
<i>timeout_ms</i>	A timeout for the transfer in milliseconds.

#### Returns

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of a message buffer is invalid; STATUS\_BUSY if a resource is busy; STATUS\_TIMEOUT if the timeout is reached

Definition at line 815 of file flexcan\_driver.c.

14.39.5.17 `status_t FLEXCAN_DRV_RxFifo ( uint8_t instance, flexcan_msgbuff_t * data )`

Receives a CAN frame using the message FIFO.

This function receives a CAN frame using the Rx FIFO. The function returns immediately. If a callback is installed, it will be invoked after the frame was received and read into the specified buffer.

#### Parameters

<i>instance</i>	A FlexCAN instance number
<i>data</i>	The FlexCAN receive message buffer data.

#### Returns

STATUS\_SUCCESS if successful; STATUS\_BUSY if a resource is busy; STATUS\_ERROR if other error occurred

Definition at line 932 of file flexcan\_driver.c.

14.39.5.18 `status_t FLEXCAN_DRV_RxFifoBlocking ( uint8_t instance, flexcan_msgbuff_t * data, uint32_t timeout_ms )`

Receives a CAN frame using the message FIFO, in a blocking manner.

This function receives a CAN frame using the Rx FIFO. The function blocks until either a frame was received, or the specified timeout expired.

#### Parameters

<i>instance</i>	A FlexCAN instance number
<i>data</i>	The FlexCAN receive message buffer data.
<i>timeout_ms</i>	A timeout for the transfer in milliseconds.

#### Returns

STATUS\_SUCCESS if successful; STATUS\_BUSY if a resource is busy; STATUS\_TIMEOUT if the timeout is reached; STATUS\_ERROR if other error occurred

Definition at line 887 of file flexcan\_driver.c.

14.39.5.19 `status_t FLEXCAN_DRV_Send ( uint8_t instance, uint8_t mb_idx, const flexcan_data_info_t * tx_info, uint32_t msg_id, const uint8_t * mb_data )`

Sends a CAN frame using the specified message buffer.

This function sends a CAN frame using a configured message buffer. The function returns immediately. If a callback is installed, it will be invoked after the frame was sent.

#### Parameters

<i>instance</i>	A FlexCAN instance number
<i>mb_idx</i>	Index of the message buffer
<i>tx_info</i>	Data info
<i>msg_id</i>	ID of the message to transmit
<i>mb_data</i>	Bytes of the FlexCAN message.

#### Returns

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of a message buffer is invalid; STATUS\_BUSY if a resource is busy

Definition at line 704 of file flexcan\_driver.c.

14.39.5.20 `status_t FLEXCAN_DRV_SendBlocking ( uint8_t instance, uint8_t mb_idx, const flexcan_data_info_t * tx_info, uint32_t msg_id, const uint8_t * mb_data, uint32_t timeout_ms )`

Sends a CAN frame using the specified message buffer, in a blocking manner.

This function sends a CAN frame using a configured message buffer. The function blocks until either the frame was sent, or the specified timeout expired.

#### Parameters

<i>instance</i>	A FlexCAN instance number
<i>mb_idx</i>	Index of the message buffer
<i>tx_info</i>	Data info
<i>msg_id</i>	ID of the message to transmit
<i>mb_data</i>	Bytes of the FlexCAN message
<i>timeout_ms</i>	A timeout for the transfer in milliseconds.

#### Returns

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of a message buffer is invalid; STATUS\_BUSY if a resource is busy; STATUS\_TIMEOUT if the timeout is reached

Definition at line 651 of file flexcan\_driver.c.

14.39.5.21 `void FLEXCAN_DRV_SetBitrate ( uint8_t instance, const flexcan_time_segment_t * bitrate )`

Sets the FlexCAN bit rate for standard frames or the arbitration phase of FD frames.

#### Parameters

<i>instance</i>	A FlexCAN instance number
<i>bitrate</i>	A pointer to the FlexCAN bit rate settings.

Definition at line 139 of file flexcan\_driver.c.

14.39.5.22 `void FLEXCAN_DRV_SetBitrateCbt ( uint8_t instance, const flexcan_time_segment_t * bitrate )`

Sets the FlexCAN bit rate for the data phase of FD frames (BRS enabled).

#### Parameters

<i>instance</i>	A FlexCAN instance number
<i>bitrate</i>	A pointer to the FlexCAN bit rate settings.

Definition at line 173 of file flexcan\_driver.c.

**14.39.5.23** void FLEXCAN\_DRV\_SetRxFifoGlobalMask ( uint8\_t *instance*, flexcan\_msgbuff\_id\_type\_t *id\_type*, uint32\_t *mask* )

Sets the FlexCAN Rx FIFO global mask (standard or extended).

**Parameters**

<i>instance</i>	A FlexCAN instance number
<i>id_type</i>	Standard ID or extended ID
<i>mask</i>	Mask value

Definition at line 266 of file flexcan\_driver.c.

**14.39.5.24** status\_t FLEXCAN\_DRV\_SetRxIndividualMask ( uint8\_t *instance*, flexcan\_msgbuff\_id\_type\_t *id\_type*, uint8\_t *mb\_idx*, uint32\_t *mask* )

Sets the FlexCAN Rx individual mask (standard or extended).

**Parameters**

<i>instance</i>	A FlexCAN instance number
<i>id_type</i>	A standard ID or an extended ID
<i>mb_idx</i>	Index of the message buffer
<i>mask</i>	Mask value

**Returns**

STATUS\_SUCCESS if successful; STATUS\_FLEXCAN\_MB\_OUT\_OF\_RANGE if the index of the message buffer is invalid

Definition at line 410 of file flexcan\_driver.c.

**14.39.5.25** void FLEXCAN\_DRV\_SetRxMaskType ( uint8\_t *instance*, flexcan\_rx\_mask\_type\_t *type* )

Sets the Rx masking type.

**Parameters**

<i>instance</i>	A FlexCAN instance number
<i>type</i>	The FlexCAN RX mask type

Definition at line 245 of file flexcan\_driver.c.

**14.39.5.26** void FLEXCAN\_DRV\_SetRxMb14Mask ( uint8\_t *instance*, flexcan\_msgbuff\_id\_type\_t *id\_type*, uint32\_t *mask* )

Sets the FlexCAN Rx MB 14 mask (standard or extended).

**Parameters**

<i>instance</i>	A FlexCAN instance number
<i>id_type</i>	Standard ID or extended ID
<i>mask</i>	Mask value

Definition at line 338 of file flexcan\_driver.c.

**14.39.5.27** void FLEXCAN\_DRV\_SetRxMb15Mask ( uint8\_t *instance*, flexcan\_msgbuff\_id\_type\_t *id\_type*, uint32\_t *mask* )

Sets the FlexCAN Rx MB 15 mask (standard or extended).

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>id_type</i>	Standard ID or extended ID
<i>mask</i>	Mask value

Definition at line 374 of file flexcan\_driver.c.

14.39.5.28 void FLEXCAN\_DRV\_SetRxMbGlobalMask ( uint8\_t *instance*, flexcan\_msgbuff\_id\_type\_t *id\_type*, uint32\_t *mask* )

Sets the FlexCAN Rx MB global mask (standard or extended).

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>id_type</i>	Standard ID or extended ID
<i>mask</i>	Mask value

Definition at line 302 of file flexcan\_driver.c.

14.39.5.29 void FLEXCAN\_DRV\_SetTDCOffset ( uint8\_t *instance*, bool *enable*, uint8\_t *offset* )

Enables/Disables the Transceiver Delay Compensation feature and sets the Transceiver Delay Compensation Offset (offset value to be added to the measured transceiver's loop delay in order to define the position of the delayed comparison point when bit rate switching is active).

## Parameters

<i>instance</i>	A FlexCAN instance number
<i>enable</i>	Enable/Disable Transceiver Delay Compensation
<i>offset</i>	Transceiver Delay Compensation Offset

Definition at line 1002 of file flexcan\_driver.c.

## 14.40 FlexIO Common Driver

### 14.40.1 Detailed Description

Common services for FlexIO drivers.

The Flexio Common driver layer contains services used by all Flexio drivers. The need for this layer derives from the requirement to allow multiple Flexio drivers to run in parallel on the same device, to the extent that enough hardware resources (shifters and timers) are available.

#### Functionality

The Flexio Common driver layer provides functions for device initialization and reset. Before using any Flexio driver the device must first be initialized using function `FLEXIO_DRV_InitDevice()`. Then any number of Flexio drivers can be initialized on the same device, to the extent that enough hardware resources (shifters and timers) are available. Driver initialization functions will return `STATUS_ERROR` if not enough resources are available for a new driver.

#### Important Notes

Calling any Flexio common function will destroy any driver that is active on that device. Normally these functions should be called only when there are no active driver instances on the device.

#### Typedefs

- typedef void(\* `flexio_callback_t`) (void \*driverState, `flexio_event_t` event, void \*userData)  
*flexio callback function*

#### Enumerations

- enum `flexio_driver_type_t` { `FLEXIO_DRIVER_TYPE_INTERRUPTS` = 0U, `FLEXIO_DRIVER_TYPE_POLLING` = 1U, `FLEXIO_DRIVER_TYPE_DMA` = 2U }  
*Driver type: interrupts/polling/DMA Implements : flexio\_driver\_type\_t\_Class.*
- enum `flexio_event_t` { `FLEXIO_EVENT_RX_FULL` = 0x00U, `FLEXIO_EVENT_TX_EMPTY` = 0x01U, `FLEXIO_EVENT_END_TRANSFER` = 0x02U }  
*flexio events Implements : flexio\_event\_t\_Class*

#### FLEXIO\_I2C Driver

- status\_t `FLEXIO_DRV_InitDevice` (uint32\_t instance, flexio\_device\_state\_t \*deviceState)  
*Initializes the FlexIO device.*
- status\_t `FLEXIO_DRV_DeinitDevice` (uint32\_t instance)  
*De-initializes the FlexIO device.*
- status\_t `FLEXIO_DRV_Reset` (uint32\_t instance)  
*Resets the FlexIO device.*

### 14.40.2 Typedef Documentation

#### 14.40.2.1 typedef void(\* flexio\_callback\_t) (void \*driverState, flexio\_event\_t event, void \*userData)

flexio callback function

Callback functions are called by flexio drivers when relevant events must be reported. See type `flexio_event_t` for a list of events. The callback can then react to the event, for example providing the buffers for transmission or reception, or waking a task to use the received data. Note that callback functions are called from interrupts, so the callback execution time should be as small as possible.

Definition at line 81 of file flexio.h.

### 14.40.3 Enumeration Type Documentation

#### 14.40.3.1 enum flexio\_driver\_type\_t

Driver type: interrupts/polling/DMA Implements : flexio\_driver\_type\_t\_Class.

##### Enumerator

**FLEXIO\_DRIVER\_TYPE\_INTERRUPTS** Driver uses interrupts for data transfers

**FLEXIO\_DRIVER\_TYPE\_POLLING** Driver is based on polling

**FLEXIO\_DRIVER\_TYPE\_DMA** Driver uses DMA for data transfers

Definition at line 49 of file flexio.h.

#### 14.40.3.2 enum flexio\_event\_t

flexio events Implements : flexio\_event\_t\_Class

##### Enumerator

**FLEXIO\_EVENT\_RX\_FULL** Rx buffer is full

**FLEXIO\_EVENT\_TX\_EMPTY** Tx buffer is empty

**FLEXIO\_EVENT\_END\_TRANSFER** The current transfer is ending

Definition at line 59 of file flexio.h.

### 14.40.4 Function Documentation

#### 14.40.4.1 status\_t FLEXIO\_DRV\_DeinitDevice ( uint32\_t instance )

De-initializes the FlexIO device.

This function de-initializes the FlexIO device.

##### Parameters

<i>instance</i>	FLEXIO peripheral instance number
-----------------	-----------------------------------

##### Returns

Error or success status returned by API

Definition at line 128 of file flexio\_common.c.

#### 14.40.4.2 status\_t FLEXIO\_DRV\_InitDevice ( uint32\_t instance, flexio\_device\_state\_t \* deviceState )

Initializes the FlexIO device.

This function resets the FlexIO device, enables interrupts in interrupt manager and enables the device.

##### Parameters

<i>instance</i>	FLEXIO peripheral instance number
<i>deviceState</i>	Pointer to the FLEXIO device context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the device is de-initialized using <a href="#">FLEXIO_DRV_DeinitDevice()</a> .

##### Returns

Error or success status returned by API

Definition at line 89 of file flexio\_common.c.

#### 14.40.4.3 `status_t FLEXIO_DRV_Reset ( uint32_t instance )`

Resets the FlexIO device.

This function resets the FlexIO device.

##### Parameters

<i>instance</i>	FLEXIO peripheral instance number
-----------------	-----------------------------------

##### Returns

Error or success status returned by API

Definition at line 153 of file flexio\_common.c.

## 14.41 FlexIO I2C Driver

### 14.41.1 Detailed Description

I2C communication over FlexIO module (FLEXIO\_I2C)

The FLEXIO\_I2C Driver allows communication on an I2C bus using the FlexIO module in the S32144K processor.

#### Features

- Master operation only
- Interrupt, DMA or polling mode
- Provides blocking and non-blocking transmit and receive functions
- 7-bit addressing
- Clock stretching
- Configurable baud rate

#### Functionality

Before using any Flexio driver the device must first be initialized using function `FLEXIO_DRV_InitDevice`. Then the FLEXIO\_I2C Driver must be initialized using functions `FLEXIO_I2C_DRV_MasterInit()`. It is possible to use more driver instances on the same FlexIO device, as long as sufficient resources are available. Different driver instances on the same FlexIO device can function independently of each other. When it is no longer needed, the driver can be de-initialized, using `FLEXIO_I2C_DRV_MasterDeinit()`. This will release the hardware resources, allowing other driver instances to be initialized.

#### Master Mode

Master Mode provides functions for transmitting or receiving data to/from any I2C slave. Slave address and baud rate are provided at initialization time through the master configuration structure, but they can be changed at runtime by using `FLEXIO_I2C_DRV_MasterSetBaudRate()` or `FLEXIO_I2C_DRV_MasterSetSlaveAddr()`. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call `FLEXIO_I2C_DRV_MasterGetBaudRate()` after `FLEXIO_I2C_DRV_MasterSetBaudRate()` to check what baud rate was actually set.

To send or receive data to/from the currently configured slave address, use functions `FLEXIO_I2C_DRV_MasterSendData()` or `FLEXIO_I2C_DRV_MasterReceiveData()` (or their blocking counterparts). Parameter `sendStop` can be used to chain multiple transfers with repeated START condition between them, for example when sending a command and then immediately receiving a response. The application should ensure that any send or receive transfer with `sendStop` set to `false` is followed by another transfer. The last transfer from a chain should always have `sendStop` set to `true`. This driver does not support continuous send/receive using a user callback function. The callback function is only used to signal the end of a transfer.

Blocking operations will return only when the transfer is completed, either successfully or with error. Non-blocking operations will initiate the transfer and return `STATUS_SUCCESS`, but the module is still busy with the transfer and another transfer can't be initiated until the current transfer is complete. The application will be notified through the user callback when the transfer completes, or it can check the status of the current transfer by calling `FLEXIO_I2C_DRV_MasterGetStatus()`. If the transfer is still ongoing this function will return `STATUS_BUSY`. If the transfer is completed, the function will return either `STATUS_SUCCESS` or an error code, depending on the outcome of the last transfer.

The driver supports interrupt, DMA and polling mode. In polling mode the function `FLEXIO_I2C_DRV_MasterGetStatus()` ensures the progress of the transfer by checking and handling transmit and receive events reported by the FlexIO module. The application should ensure that this function is called often enough (at least once per transferred byte) to avoid Tx underflows or Rx overflows. In DMA mode the DMA channels that will be used by the driver are received through the configuration structure. The channels must be initialized by the application before the flexio\_i2c driver is initialized. The flexio\_i2c driver will only set the DMA request source.

### Important Notes

- Before using the FLEXIO\_I2C Driver the FlexIO clock must be configured. Refer to Clock Manager for clock configuration.
- Before using the FLEXIO\_I2C Driver the pins must be routed to the FlexIO module. Refer to PINS Driver for pin routing configuration. Note that any of the available FlexIO pins can be used for SDA and SCL (configurable at initialization time).
- The driver enables the interrupts for the corresponding FlexIO module, but any interrupt priority setting must be done by the application.
- Aborting a transfer with the function `FLEXIO_I2C_DRV_MasterTransferAbort()` can't generally be done safely due to device limitation; there is no way to know the exact stage of the transfer, and if we disable the module during the ACK bit (transmit) or during a 0 data bit (receive) the slave will hold the SDA line low forever and block the I2C bus. Therefore this function should only be used in extreme circumstances, and the application must have a way to reset the I2C slave. NACK reception is the only exception, as there is no slave to hold the line low, so in this case the driver will automatically abort the transfer.
- The module can handle clock stretching done by the slave, but will not do clock stretching when the application does not provide data fast enough, so Tx underflows and Rx overflows are possible. This can be an issue especially in polling mode if the function `FLEXIO_I2C_DRV_MasterGetStatus()` is not called often enough.
- Due to device limitations it is not always possible to tell the difference between NACK reception and receiver overflow. When in doubt, the driver will treat these events as overflow and continue the transfer, in order to avoid the risk of blocking the i2c bus.
- Due to device limitations there is a maximum limit of 13 bytes (`FLEXIO_I2C_MAX_SIZE`) on the size of any transfer.
- The driver does not support multi-master mode. It does not detect arbitration loss condition.
- Timeout feature for blocking transfers does not work in polling mode.
- This driver needs two shifters and two timers for its operation. Initialization will fail if there are not enough shifters and timers available on the FlexIO device.
- This driver needs two DMA channels for its operation when it is initialized in DMA mode. The DMA channels must be initialized by the application before initializing the driver. Refer to EDMA driver for DMA channels initialization.
- If the application uses an RTOS, this driver uses a semaphore for blocking transfers. Initialization will fail if the semaphore cannot be created. If the driver uses polling mode no semaphore is used.
- If the application uses an RTOS, the FlexIO drivers use a mutex for channel allocation. Only one mutex per device is needed, not per driver instance. Device initialization will fail if the mutex cannot be created.

### Data Structures

- struct `flexio_i2c_master_user_config_t`  
*Master configuration structure. [More...](#)*
- struct `flexio_i2c_master_state_t`  
*Master internal context structure. [More...](#)*

### Macros

- `#define FLEXIO_I2C_MAX_SIZE (((uint32_t)((0xFFU - 1U) / 18U)) - 1U)`  
*Maximum size of a transfer. The restriction is that the total number of SCL edges must not exceed 8 bits, such that it can be programmed in the upper part of the timer compare register. There are 2 SCL edges per bit, 9 bits per byte (including ACK). The extra 1 is for the STOP condition.*

## FLEXIO\_I2C Driver

- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterInit](#) (uint32\_t instance, const [flexio\\_i2c\\_master\\_user\\_config\\_t](#) \*user↔ ConfigPtr, [flexio\\_i2c\\_master\\_state\\_t](#) \*master)
  - Initialize the FLEXIO\_I2C master mode driver.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterDeinit](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master)
  - De-initialize the FLEXIO\_I2C master mode driver.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterSetBaudRate](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, uint32\_t baudRate)
  - Set the baud rate for any subsequent I2C communication.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterGetBaudRate](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, uint32\_t \*baudRate)
  - Get the currently configured baud rate.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterSetSlaveAddr](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, const uint16\_t address)
  - Set the slave address for any subsequent I2C communication.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterSendData](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, const uint8\_t \*txBuff, uint32\_t txSize, bool sendStop)
  - Perform a non-blocking send transaction on the I2C bus.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterSendDataBlocking](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, const uint8\_t↔ \*txBuff, uint32\_t txSize, bool sendStop, uint32\_t timeout)
  - Perform a blocking send transaction on the I2C bus.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterReceiveData](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, uint8\_t \*rxBuff, uint32\_t rxSize, bool sendStop)
  - Perform a non-blocking receive transaction on the I2C bus.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterReceiveDataBlocking](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, uint8\_t↔ \*rxBuff, uint32\_t rxSize, bool sendStop, uint32\_t timeout)
  - Perform a blocking receive transaction on the I2C bus.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterTransferAbort](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master)
  - Aborts a non-blocking I2C master transaction.*
- status\_t [FLEXIO\\_I2C\\_DRV\\_MasterGetStatus](#) ([flexio\\_i2c\\_master\\_state\\_t](#) \*master, uint32\_t \*bytes↔ Remaining)
  - Get the status of the current non-blocking I2C master transaction.*

### 14.41.2 Data Structure Documentation

#### 14.41.2.1 struct [flexio\\_i2c\\_master\\_user\\_config\\_t](#)

Master configuration structure.

This structure is used to provide configuration parameters for the flexio\_i2c master at initialization time. Implements : [flexio\\_i2c\\_master\\_user\\_config\\_t\\_Class](#)

Definition at line 92 of file [flexio\\_i2c\\_driver.h](#).

#### Data Fields

- uint16\_t [slaveAddress](#)
- [flexio\\_driver\\_type\\_t](#) [driverType](#)
- uint32\_t [baudRate](#)
- uint8\_t [sdaPin](#)
- uint8\_t [sclPin](#)
- [flexio\\_callback\\_t](#) [callback](#)
- void \* [callbackParam](#)
- uint8\_t [rxDMAChannel](#)
- uint8\_t [txDMAChannel](#)

## Field Documentation

### 14.41.2.1.1 uint32\_t baudRate

Baud rate in hertz

Definition at line 96 of file flexio\_i2c\_driver.h.

### 14.41.2.1.2 flexio\_callback\_t callback

User callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if it is not needed

Definition at line 99 of file flexio\_i2c\_driver.h.

### 14.41.2.1.3 void\* callbackParam

Parameter for the callback function

Definition at line 103 of file flexio\_i2c\_driver.h.

### 14.41.2.1.4 flexio\_driver\_type\_t driverType

Driver type: interrupts/polling/DMA

Definition at line 95 of file flexio\_i2c\_driver.h.

### 14.41.2.1.5 uint8\_t rxDMAChannel

Rx DMA channel number. Only used in DMA mode

Definition at line 104 of file flexio\_i2c\_driver.h.

### 14.41.2.1.6 uint8\_t sclPin

Flexio pin to use as I2C SCL pin

Definition at line 98 of file flexio\_i2c\_driver.h.

### 14.41.2.1.7 uint8\_t sdaPin

Flexio pin to use as I2C SDA pin

Definition at line 97 of file flexio\_i2c\_driver.h.

### 14.41.2.1.8 uint16\_t slaveAddress

Slave address, 7-bit

Definition at line 94 of file flexio\_i2c\_driver.h.

### 14.41.2.1.9 uint8\_t txDMAChannel

Tx DMA channel number. Only used in DMA mode

Definition at line 105 of file flexio\_i2c\_driver.h.

### 14.41.2.2 struct flexio\_i2c\_master\_state\_t

Master internal context structure.

This structure is used by the driver for its internal logic. It must be provided by the application through the [FLEXIO\\_I2C\\_DRV\\_MasterInit\(\)](#) function, then it cannot be freed until the driver is de-initialized using [FLEXIO\\_I2C\\_DRV\\_MasterDeinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 117 of file flexio\_i2c\_driver.h.

### 14.41.3 Macro Definition Documentation

#### 14.41.3.1 `#define FLEXIO_I2C_MAX_SIZE (((uint32_t)((0xFFU - 1U) / 18U)) - 1U)`

Maximum size of a transfer. The restriction is that the total number of SCL edges must not exceed 8 bits, such that it can be programmed in the upper part of the timer compare register. There are 2 SCL edges per bit, 9 bits per byte (including ACK). The extra 1 is for the STOP condition.

Definition at line 67 of file `flexio_i2c_driver.h`.

### 14.41.4 Function Documentation

#### 14.41.4.1 `status_t FLEXIO_I2C_DRV_MasterDeinit ( flexio_i2c_master_state_t * master )`

De-initialize the FLEXIO\_I2C master mode driver.

This function de-initializes the FLEXIO\_I2C driver in master mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

##### Parameters

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
---------------	--

##### Returns

Error or success status returned by API

Definition at line 1205 of file `flexio_i2c_driver.c`.

#### 14.41.4.2 `status_t FLEXIO_I2C_DRV_MasterGetBaudRate ( flexio_i2c_master_state_t * master, uint32_t * baudRate )`

Get the currently configured baud rate.

This function returns the currently configured I2C baud rate.

##### Parameters

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
<i>baudRate</i>	the current baud rate in hertz

##### Returns

Error or success status returned by API

Definition at line 1269 of file `flexio_i2c_driver.c`.

#### 14.41.4.3 `status_t FLEXIO_I2C_DRV_MasterGetStatus ( flexio_i2c_master_state_t * master, uint32_t * bytesRemaining )`

Get the status of the current non-blocking I2C master transaction.

This function returns the current status of a non-blocking I2C master transaction. A return code of `STATUS_BUSY` means the transfer is still in progress. Otherwise the function returns a status reflecting the outcome of the last transfer. When the driver is initialized in polling mode this function also advances the transfer by checking and handling the transmit and receive events, so it must be called frequently to avoid overflows or underflows.

##### Parameters

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
---------------	--

<i>bytesRemaining</i>	The remaining number of bytes to be transferred
-----------------------	---

**Returns**

Error or success status returned by API

Definition at line 1468 of file flexio\_i2c\_driver.c.

14.41.4.4 `status_t FLEXIO_I2C_DRV_MasterInit ( uint32_t instance, const flexio_i2c_master_user_config_t * userConfigPtr, flexio_i2c_master_state_t * master )`

Initialize the FLEXIO\_I2C master mode driver.

This function initializes the FLEXIO\_I2C driver in master mode.

**Parameters**

<i>instance</i>	FLEXIO peripheral instance number
<i>userConfigPtr</i>	Pointer to the FLEXIO_I2C master user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">FLEXIO_I2C_DRV_MasterDeinit()</a> .

**Returns**

Error or success status returned by API

Definition at line 1114 of file flexio\_i2c\_driver.c.

14.41.4.5 `status_t FLEXIO_I2C_DRV_MasterReceiveData ( flexio_i2c_master_state_t * master, uint8_t * rxBuff, uint32_t rxSize, bool sendStop )`

Perform a non-blocking receive transaction on the I2C bus.

This function starts the reception of a block of data from the currently configured slave address and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the [FLEXIO\\_I2C\\_DRV\\_MasterGetStatus](#) function (if the driver is initialized in polling mode). Use [FLEXIO\\_I2C\\_DRV\\_MasterGetStatus\(\)](#) to check the progress of the reception.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the reception

**Returns**

Error or success status returned by API

Definition at line 1384 of file flexio\_i2c\_driver.c.

14.41.4.6 `status_t FLEXIO_I2C_DRV_MasterReceiveDataBlocking ( flexio_i2c_master_state_t * master, uint8_t * rxBuff, uint32_t rxSize, bool sendStop, uint32_t timeout )`

Perform a blocking receive transaction on the I2C bus.

This function receives a block of data from the currently configured slave address, and only returns when the transmission is complete.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the reception
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 1404 of file flexio\_i2c\_driver.c.

14.41.4.7 `status_t FLEXIO_I2C_DRV_MasterSendData ( flexio_i2c_master_state_t * master, const uint8_t * txBuff, uint32_t txSize, bool sendStop )`

Perform a non-blocking send transaction on the I2C bus.

This function starts the transmission of a block of data to the currently configured slave address and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the FLEXIO\_I2C\_DRV\_MasterGetStatus function (if the driver is initialized in polling mode). Use [FLEXIO\\_I2C\\_DRV\\_MasterGetStatus\(\)](#) to check the progress of the transmission.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the transmission

**Returns**

Error or success status returned by API

Definition at line 1326 of file flexio\_i2c\_driver.c.

14.41.4.8 `status_t FLEXIO_I2C_DRV_MasterSendDataBlocking ( flexio_i2c_master_state_t * master, const uint8_t * txBuff, uint32_t txSize, bool sendStop, uint32_t timeout )`

Perform a blocking send transaction on the I2C bus.

This function sends a block of data to the currently configured slave address, and only returns when the transmission is complete.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the transmission
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 1346 of file flexio\_i2c\_driver.c.

14.41.4.9 `status_t FLEXIO_I2C_DRV_MasterSetBaudRate ( flexio_i2c_master_state_t * master, uint32_t baudRate )`

Set the baud rate for any subsequent I2C communication.

This function sets the baud rate (SCL frequency) for the I2C master. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call `FLEXIO_I2C_DRV_MasterGetBaudRate()` after `FLEXIO_I2C_DRV_MasterSetBaudRate()` to check what baud rate was actually set.

#### Parameters

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
<i>baudRate</i>	the desired baud rate in hertz

#### Returns

Error or success status returned by API

Definition at line 1228 of file flexio\_i2c\_driver.c.

14.41.4.10 `status_t FLEXIO_I2C_DRV_MasterSetSlaveAddr ( flexio_i2c_master_state_t * master, const uint16_t address )`

Set the slave address for any subsequent I2C communication.

This function sets the slave address which will be used for any future transfer.

#### Parameters

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
<i>address</i>	slave address, 7-bit

#### Returns

Error or success status returned by API

Definition at line 1307 of file flexio\_i2c\_driver.c.

14.41.4.11 `status_t FLEXIO_I2C_DRV_MasterTransferAbort ( flexio_i2c_master_state_t * master )`

Aborts a non-blocking I2C master transaction.

This function aborts a non-blocking I2C transfer.

#### Parameters

<i>master</i>	Pointer to the FLEXIO_I2C master driver context structure.
---------------	--

#### Returns

Error or success status returned by API

Definition at line 1442 of file flexio\_i2c\_driver.c.

## 14.42 FlexIO I2S Driver

### 14.42.1 Detailed Description

I2S communication over FlexIO module (FLEXIO\_I2S)

The FLEXIO\_I2S Driver allows communication on an I2S bus using the FlexIO module in the S32144K processor.

#### Features

- Master or slave operation
- Interrupt, DMA or polling mode
- Provides blocking and non-blocking transmit and receive functions
- Configurable baud rate and bit count

#### Functionality

Before using any Flexio driver the device must first be initialized using function `FLEXIO_DRV_InitDevice`. Then the FLEXIO\_I2S Driver must be initialized, using functions `FLEXIO_I2S_DRV_MasterInit()` or `FLEXIO_I2S_DRV_SlaveInit()`. It is possible to use more driver instances on the same FlexIO device, as long as sufficient resources are available. Different driver instances on the same FlexIO device can function independently of each other. When it is no longer needed, the driver can be de-initialized, using `FLEXIO_I2S_DRV_MasterDeinit()` or `FLEXIO_I2S_DRV_SlaveDeinit()`. This will release the hardware resources, allowing other driver instances to be initialized.

#### Master Mode

Master Mode provides functions for transmitting or receiving data to/from any I2S slave. The number of bits per word and the baud rate are provided at initialization time through the master configuration structure, but they can be changed at runtime by using `FLEXIO_I2S_DRV_MasterSetConfig()`. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call `FLEXIO_I2S_DRV_MasterGetBaudRate()` to check what baud rate was actually set.

To send or receive data to/from the currently configured slave address, use functions `FLEXIO_I2S_DRV_MasterSendData()` or `FLEXIO_I2S_DRV_MasterReceiveData()` (or their blocking counterparts). The driver is not full-duplex, only one direction (send or receive) can be used at one time. It is possible to configure both Rx and Tx pin to use the same Flexio pin.

Continuous send/receive can be realized by registering a user callback function. When the driver completes the transmission or reception of the current buffer, it will invoke the user callback with an appropriate event. The callback function can use `FLEXIO_I2S_DRV_MasterSetTxBuffer()` or `FLEXIO_I2S_DRV_MasterSetRxBuffer()` to provide a new buffer.

Blocking operations will return only when the transfer is completed, either successfully or with error. Non-blocking operations will initiate the transfer and return `STATUS_SUCCESS`, but the module is still busy with the transfer and another transfer can't be initiated until the current transfer is complete. The application will be notified through the user callback when the transfer completes, or it can check the status of the current transfer by calling `FLEXIO_I2S_DRV_MasterGetStatus()`. If the transfer is still ongoing this function will return `STATUS_BUSY`. If the transfer is completed, the function will return either `STATUS_SUCCESS` or an error code, depending on the outcome of the last transfer.

The driver supports interrupt, DMA and polling mode. In polling mode the function `FLEXIO_I2S_DRV_MasterGetStatus()` ensures the progress of the transfer by checking and handling transmit and receive events reported by the FlexIO module. The application should ensure that this function is called often enough (at least once per transferred byte) to avoid Tx underflows or Rx overflows. In DMA mode the DMA channels that will be used by the driver are received through the configuration structure. The channels must be initialized by the application before the flexio\_i2s driver is initialized. The flexio\_i2s driver will only set the DMA request source.

### Slave Mode

Slave Mode is very similar to master mode, the main difference being that the `FLEXIO_I2S_DRV_SlaveInit()` function initializes the FlexIO module to use the clock signal received from the master instead of generating it. Consequently, there is no baud rate setting in slave mode. Other than that, the slave mode offers a similar interface to the master mode. `FLEXIO_I2S_DRV_MasterSendData()` or `FLEXIO_I2S_DRV_MasterReceiveData()` (or their blocking counterparts) can be used to initiate transfers, and `FLEXIO_I2S_DRV_SlaveGetStatus()` is used to check the status of the transfer and advance the transfer in polling mode. All other specifications from the Master Mode description apply for Slave Mode too.

### Important Notes

- Before using the FLEXIO\_I2S Driver the FlexIO clock must be configured. Refer to Clock Manager for clock configuration.
- Before using the FLEXIO\_I2S Driver the pins must be routed to the FlexIO module. Refer to PINS Driver for pin routing configuration. Note that any of the available FlexIO pins can be used for any of the TX, RX, SCK and WS signals (configurable at initialization time). If more than one driver instance is used on the same Flexio module, it is the responsibility of the application to ensure there are no conflicts between pins.
- The driver enables the interrupts for the corresponding FlexIO module, but any interrupt priority setting must be done by the application.
- Timeout feature for blocking transfers does not work in polling mode.
- This driver needs two shifters and two timers for its operation. Initialization will fail if there are not enough shifters and timers available on the FlexIO device.
- This driver needs two DMA channels for its operation when it is initialized in DMA mode. The DMA channels must be initialized by the application before initializing the driver. Refer to EDMA driver for DMA channels initialization.
- If the application uses an RTOS, this driver uses a semaphore for blocking transfers. Initialization will fail if the semaphore cannot be created. If the driver uses polling mode no semaphore is used.
- If the application uses an RTOS, the FlexIO drivers use a mutex for channel allocation. Only one mutex per device is needed, not per driver instance. Device initialization will fail if the mutex cannot be created.

### Data Structures

- struct `flexio_i2s_master_user_config_t`  
*Master configuration structure. [More...](#)*
- struct `flexio_i2s_slave_user_config_t`  
*Slave configuration structure. [More...](#)*
- struct `flexio_i2s_master_state_t`  
*Master internal context structure. [More...](#)*

### Typedefs

- typedef `flexio_i2s_master_state_t flexio_i2s_slave_state_t`  
*Slave internal context structure.*

### FLEXIO\_I2S Driver

- status\_t `FLEXIO_I2S_DRV_MasterInit` (uint32\_t instance, const `flexio_i2s_master_user_config_t` \*user↔ ConfigPtr, `flexio_i2s_master_state_t` \*master)  
*Initialize the FLEXIO\_I2S master mode driver.*
- status\_t `FLEXIO_I2S_DRV_MasterDeinit` (`flexio_i2s_master_state_t` \*master)

- De-initialize the FLEXIO\_I2S master mode driver.*
- status\_t [FLEXIO\\_I2S\\_DRV\\_MasterSetConfig](#) (flexio\_i2s\_master\_state\_t \*master, uint32\_t baudRate, uint8\_t bitsWidth)
 

*Set the baud rate and bit width for any subsequent I2S communication.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterGetBaudRate](#) (flexio\_i2s\_master\_state\_t \*master, uint32\_t \*baudRate)
 

*Get the currently configured baud rate.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterSendData](#) (flexio\_i2s\_master\_state\_t \*master, const uint8\_t \*txBuff, uint32\_t txSize)
 

*Perform a non-blocking send transaction on the I2S bus.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterSendDataBlocking](#) (flexio\_i2s\_master\_state\_t \*master, const uint8\_t \*txBuff, uint32\_t txSize, uint32\_t timeout)
 

*Perform a blocking send transaction on the I2S bus.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterReceiveData](#) (flexio\_i2s\_master\_state\_t \*master, uint8\_t \*rxBuff, uint32\_t rxSize)
 

*Perform a non-blocking receive transaction on the I2S bus.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterReceiveDataBlocking](#) (flexio\_i2s\_master\_state\_t \*master, uint8\_t \*rxBuff, uint32\_t rxSize, uint32\_t timeout)
 

*Perform a blocking receive transaction on the I2S bus.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterTransferAbort](#) (flexio\_i2s\_master\_state\_t \*master)
 

*Aborts a non-blocking I2S master transaction.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterGetStatus](#) (flexio\_i2s\_master\_state\_t \*master, uint32\_t \*bytesRemaining)
 

*Get the status of the current non-blocking I2S master transaction.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterSetRxBuffer](#) (flexio\_i2s\_master\_state\_t \*master, uint8\_t \*rxBuff, uint32\_t rxSize)
 

*Provide a buffer for receiving data.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_MasterSetTxBuffer](#) (flexio\_i2s\_master\_state\_t \*master, const uint8\_t \*txBuff, uint32\_t txSize)
 

*Provide a buffer for transmitting data.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_Slavelnit](#) (uint32\_t instance, const flexio\_i2s\_slave\_user\_config\_t \*userConfig, flexio\_i2s\_slave\_state\_t \*slave)
 

*Initialize the FLEXIO\_I2S slave mode driver.*
  - static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveDeinit](#) (flexio\_i2s\_slave\_state\_t \*slave)
 

*De-initialize the FLEXIO\_I2S slave mode driver.*
  - status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveSetConfig](#) (flexio\_i2s\_slave\_state\_t \*slave, uint8\_t bitsWidth)
 

*Set the bit width for any subsequent I2S communication.*
  - static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveSendData](#) (flexio\_i2s\_slave\_state\_t \*slave, const uint8\_t \*txBuff, uint32\_t txSize)
 

*Perform a non-blocking send transaction on the I2S bus.*
  - static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveSendDataBlocking](#) (flexio\_i2s\_slave\_state\_t \*slave, const uint8\_t \*txBuff, uint32\_t txSize, uint32\_t timeout)
 

*Perform a blocking send transaction on the I2S bus.*
  - static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveReceiveData](#) (flexio\_i2s\_slave\_state\_t \*slave, uint8\_t \*rxBuff, uint32\_t rxSize)
 

*Perform a non-blocking receive transaction on the I2S bus.*
  - static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveReceiveDataBlocking](#) (flexio\_i2s\_slave\_state\_t \*slave, uint8\_t \*rxBuff, uint32\_t rxSize, uint32\_t timeout)
 

*Perform a blocking receive transaction on the I2S bus.*
  - static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveTransferAbort](#) (flexio\_i2s\_slave\_state\_t \*slave)
 

*Aborts a non-blocking I2S slave transaction.*
  - static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveGetStatus](#) (flexio\_i2s\_slave\_state\_t \*slave, uint32\_t \*bytesRemaining)

*Get the status of the current non-blocking I2S slave transaction.*

- static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveSetRxBuffer](#) (flexio\_i2s\_slave\_state\_t \*slave, uint8\_t \*rxBuff, uint32\_t rxSize)

*Provide a buffer for receiving data.*

- static status\_t [FLEXIO\\_I2S\\_DRV\\_SlaveSetTxBuffer](#) (flexio\_i2s\_slave\_state\_t \*slave, const uint8\_t \*txBuff, uint32\_t txSize)

*Provide a buffer for transmitting data.*

## 14.42.2 Data Structure Documentation

### 14.42.2.1 struct flexio\_i2s\_master\_user\_config\_t

Master configuration structure.

This structure is used to provide configuration parameters for the flexio\_i2s master at initialization time. Implements : flexio\_i2s\_master\_user\_config\_t\_Class

Definition at line 69 of file flexio\_i2s\_driver.h.

#### Data Fields

- [flexio\\_driver\\_type\\_t](#) driverType
- uint32\_t baudRate
- uint8\_t bitsWidth
- uint8\_t txPin
- uint8\_t rxPin
- uint8\_t sckPin
- uint8\_t wsPin
- [flexio\\_callback\\_t](#) callback
- void \* callbackParam
- uint8\_t rxDMACHannel
- uint8\_t txDMACHannel

#### Field Documentation

##### 14.42.2.1.1 uint32\_t baudRate

Baud rate in hertz

Definition at line 72 of file flexio\_i2s\_driver.h.

##### 14.42.2.1.2 uint8\_t bitsWidth

Number of bits in a word - multiple of 8

Definition at line 73 of file flexio\_i2s\_driver.h.

##### 14.42.2.1.3 flexio\_callback\_t callback

User callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if it is not needed

Definition at line 78 of file flexio\_i2s\_driver.h.

##### 14.42.2.1.4 void\* callbackParam

Parameter for the callback function

Definition at line 82 of file flexio\_i2s\_driver.h.

#### 14.42.2.1.5 flexio\_driver\_type\_t driverType

Driver type: interrupts/polling/DMA

Definition at line 71 of file flexio\_i2s\_driver.h.

#### 14.42.2.1.6 uint8\_t rxDMAChannel

Rx DMA channel number. Only used in DMA mode

Definition at line 83 of file flexio\_i2s\_driver.h.

#### 14.42.2.1.7 uint8\_t rxPin

Flexio pin to use for receive

Definition at line 75 of file flexio\_i2s\_driver.h.

#### 14.42.2.1.8 uint8\_t sckPin

Flexio pin to use for serial clock

Definition at line 76 of file flexio\_i2s\_driver.h.

#### 14.42.2.1.9 uint8\_t txDMAChannel

Tx DMA channel number. Only used in DMA mode

Definition at line 84 of file flexio\_i2s\_driver.h.

#### 14.42.2.1.10 uint8\_t txPin

Flexio pin to use for transmit

Definition at line 74 of file flexio\_i2s\_driver.h.

#### 14.42.2.1.11 uint8\_t wsPin

Flexio pin to use for word select

Definition at line 77 of file flexio\_i2s\_driver.h.

#### 14.42.2.2 struct flexio\_i2s\_slave\_user\_config\_t

Slave configuration structure.

This structure is used to provide configuration parameters for the flexio\_i2s slave at initialization time. Implements : flexio\_i2s\_slave\_user\_config\_t\_Class

Definition at line 94 of file flexio\_i2s\_driver.h.

#### Data Fields

- [flexio\\_driver\\_type\\_t driverType](#)
- [uint8\\_t bitsWidth](#)
- [uint8\\_t txPin](#)
- [uint8\\_t rxPin](#)
- [uint8\\_t sckPin](#)
- [uint8\\_t wsPin](#)
- [flexio\\_callback\\_t callback](#)
- [void \\* callbackParam](#)
- [uint8\\_t rxDMAChannel](#)
- [uint8\\_t txDMAChannel](#)

## Field Documentation

### 14.42.2.2.1 uint8\_t bitsWidth

Number of bits in a word - multiple of 8

Definition at line 97 of file flexio\_i2s\_driver.h.

### 14.42.2.2.2 flexio\_callback\_t callback

User callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if it is not needed

Definition at line 102 of file flexio\_i2s\_driver.h.

### 14.42.2.2.3 void\* callbackParam

Parameter for the callback function

Definition at line 106 of file flexio\_i2s\_driver.h.

### 14.42.2.2.4 flexio\_driver\_type\_t driverType

Driver type: interrupts/polling/DMA

Definition at line 96 of file flexio\_i2s\_driver.h.

### 14.42.2.2.5 uint8\_t rxDMAChannel

Rx DMA channel number. Only used in DMA mode

Definition at line 107 of file flexio\_i2s\_driver.h.

### 14.42.2.2.6 uint8\_t rxPin

Flexio pin to use for receive

Definition at line 99 of file flexio\_i2s\_driver.h.

### 14.42.2.2.7 uint8\_t sckPin

Flexio pin to use for serial clock

Definition at line 100 of file flexio\_i2s\_driver.h.

### 14.42.2.2.8 uint8\_t txDMAChannel

Tx DMA channel number. Only used in DMA mode

Definition at line 108 of file flexio\_i2s\_driver.h.

### 14.42.2.2.9 uint8\_t txPin

Flexio pin to use for transmit

Definition at line 98 of file flexio\_i2s\_driver.h.

### 14.42.2.2.10 uint8\_t wsPin

Flexio pin to use for word select

Definition at line 101 of file flexio\_i2s\_driver.h.

### 14.42.2.3 struct flexio\_i2s\_master\_state\_t

Master internal context structure.

This structure is used by the driver for its internal logic. It must be provided by the application through the [FLEXIO\\_I2S\\_DRV\\_MasterInit\(\)](#) function, then it cannot be freed until the driver is de-initialized using [FLEXIO\\_I2S\\_DRV\\_MasterDeinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 120 of file flexio\_i2s\_driver.h.

### 14.42.3 Typedef Documentation

#### 14.42.3.1 typedef flexio\_i2s\_master\_state\_t flexio\_i2s\_slave\_state\_t

Slave internal context structure.

This structure is used by the driver for its internal logic. It must be provided by the application through the [FLEXIO\\_I2S\\_DRV\\_SlaveInit\(\)](#) function, then it cannot be freed until the driver is de-initialized using [FLEXIO\\_I2S\\_DRV\\_SlaveDeinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 152 of file flexio\_i2s\_driver.h.

### 14.42.4 Function Documentation

#### 14.42.4.1 status\_t FLEXIO\_I2S\_DRV\_MasterDeinit ( flexio\_i2s\_master\_state\_t \* master )

De-initialize the FLEXIO\_I2S master mode driver.

This function de-initializes the FLEXIO\_I2S driver in master mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

##### Parameters

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
---------------	--

##### Returns

Error or success status returned by API

Definition at line 1032 of file flexio\_i2s\_driver.c.

#### 14.42.4.2 status\_t FLEXIO\_I2S\_DRV\_MasterGetBaudRate ( flexio\_i2s\_master\_state\_t \* master, uint32\_t \* baudRate )

Get the currently configured baud rate.

This function returns the currently configured I2S baud rate.

##### Parameters

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>baudRate</i>	the current baud rate in hertz

##### Returns

Error or success status returned by API

Definition at line 1105 of file flexio\_i2s\_driver.c.

#### 14.42.4.3 status\_t FLEXIO\_I2S\_DRV\_MasterGetStatus ( flexio\_i2s\_master\_state\_t \* master, uint32\_t \* bytesRemaining )

Get the status of the current non-blocking I2S master transaction.

This function returns the current status of a non-blocking I2S master transaction. A return code of STATUS\_BUSY means the transfer is still in progress. Otherwise the function returns a status reflecting the outcome of the last transfer. When the driver is initialized in polling mode this function also advances the transfer by checking and handling the transmit and receive events, so it must be called frequently to avoid overflows or underflows.

## Parameters

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>bytesRemaining</i>	the remaining number of bytes to be transferred

## Returns

Error or success status returned by API

Definition at line 1358 of file flexio\_i2s\_driver.c.

14.42.4.4 `status_t FLEXIO_I2S_DRV_MasterInit ( uint32_t instance, const flexio_i2s_master_user_config_t * userConfigPtr, flexio_i2s_master_state_t * master )`

Initialize the FLEXIO\_I2S master mode driver.

This function initializes the FLEXIO\_I2S driver in master mode.

## Parameters

<i>instance</i>	FLEXIO peripheral instance number
<i>userConfigPtr</i>	Pointer to the FLEXIO_I2S master user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">FLEXIO_I2S_DRV_MasterDeinit()</a> .

## Returns

Error or success status returned by API

Definition at line 941 of file flexio\_i2s\_driver.c.

14.42.4.5 `status_t FLEXIO_I2S_DRV_MasterReceiveData ( flexio_i2s_master_state_t * master, uint8_t * rxBuff, uint32_t rxSize )`

Perform a non-blocking receive transaction on the I2S bus.

This function starts the reception of a block of data and returns immediately. The rest of the reception is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the [FLEXIO\\_I2S\\_DRV\\_MasterGetStatus\(\)](#) function (if the driver is initialized in polling mode). Use [FLEXIO\\_I2S\\_DRV\\_MasterGetStatus\(\)](#) to check the progress of the reception.

## Parameters

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred

## Returns

Error or success status returned by API

Definition at line 1241 of file flexio\_i2s\_driver.c.

14.42.4.6 `status_t FLEXIO_I2S_DRV_MasterReceiveDataBlocking ( flexio_i2s_master_state_t * master, uint8_t * rxBuff, uint32_t rxSize, uint32_t timeout )`

Perform a blocking receive transaction on the I2S bus.

This function receives a block of data and only returns when the reception is complete.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 1307 of file flexio\_i2s\_driver.c.

14.42.4.7 `status_t FLEXIO_I2S_DRV_MasterSendData ( flexio_i2s_master_state_t * master, const uint8_t * txBuff, uint32_t txSize )`

Perform a non-blocking send transaction on the I2S bus.

This function starts the transmission of a block of data and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the FLEXIO\_I2S\_DRV\_MasterGetStatus function (if the driver is initialized in polling mode). Use [FLEXIO\\_I2S\\_DRV\\_MasterGetStatus\(\)](#) to check the progress of the transmission.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API

Definition at line 1144 of file flexio\_i2s\_driver.c.

14.42.4.8 `status_t FLEXIO_I2S_DRV_MasterSendDataBlocking ( flexio_i2s_master_state_t * master, const uint8_t * txBuff, uint32_t txSize, uint32_t timeout )`

Perform a blocking send transaction on the I2S bus.

This function sends a block of data, and only returns when the transmission is complete.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 1208 of file flexio\_i2s\_driver.c.

14.42.4.9 `status_t FLEXIO_I2S_DRV_MasterSetConfig ( flexio_i2s_master_state_t * master, uint32_t baudRate, uint8_t bitsWidth )`

Set the baud rate and bit width for any subsequent I2S communication.

This function sets the baud rate (SCK frequency) and bit width for the I2S master. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate,

but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call `FLEXIO_I2S_DRV_MasterGetBaudRate()` after `FLEXIO_I2S_DRV_↔MasterSetConfig()` to check what baud rate was actually set.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>baudRate</i>	the desired baud rate in hertz
<i>bitsWidth</i>	number of bits per word

**Returns**

Error or success status returned by API

Definition at line 1055 of file flexio\_i2s\_driver.c.

14.42.4.10 `status_t FLEXIO_I2S_DRV_MasterSetRxBuffer ( flexio_i2s_master_state_t * master, uint8_t * rxBuff, uint32_t rxSize )`

Provide a buffer for receiving data.

This function can be used to provide a new buffer for receiving data to the driver. It can be called from the user callback when event STATUS\_I2S\_RX\_OVERRUN is reported. This way the reception will continue without interruption.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API

Definition at line 1393 of file flexio\_i2s\_driver.c.

14.42.4.11 `status_t FLEXIO_I2S_DRV_MasterSetTxBuffer ( flexio_i2s_master_state_t * master, const uint8_t * txBuff, uint32_t txSize )`

Provide a buffer for transmitting data.

This function can be used to provide a new buffer for transmitting data to the driver. It can be called from the user callback when event STATUS\_I2S\_TX\_UNDERRUN is reported. This way the transmission will continue without interruption.

**Parameters**

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
<i>txBuff</i>	pointer to the buffer containing transmit data
<i>txSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API

Definition at line 1415 of file flexio\_i2s\_driver.c.

14.42.4.12 `status_t FLEXIO_I2S_DRV_MasterTransferAbort ( flexio_i2s_master_state_t * master )`

Aborts a non-blocking I2S master transaction.

This function aborts a non-blocking I2S transfer.

## Parameters

<i>master</i>	Pointer to the FLEXIO_I2S master driver context structure.
---------------	--

## Returns

Error or success status returned by API

Definition at line 1340 of file flexio\_i2s\_driver.c.

```
14.42.4.13 static status_t FLEXIO_I2S_DRV_SlaveDeinit ( flexio_i2s_slave_state_t * slave ) [inline],[static]
```

De-initialize the FLEXIO\_I2S slave mode driver.

This function de-initializes the FLEXIO\_I2S driver in slave mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

## Parameters

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
--------------	---

## Returns

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveDeinit\_Activity

Definition at line 402 of file flexio\_i2s\_driver.h.

```
14.42.4.14 static status_t FLEXIO_I2S_DRV_SlaveGetStatus ( flexio_i2s_slave_state_t * slave, uint32_t * bytesRemaining ) [inline],[static]
```

Get the status of the current non-blocking I2S slave transaction.

This function returns the current status of a non-blocking I2S slave transaction. A return code of STATUS\_BUSY means the transfer is still in progress. Otherwise the function returns a status reflecting the outcome of the last transfer. When the driver is initialized in polling mode this function also advances the transfer by checking and handling the transmit and receive events, so it must be called frequently to avoid overflows or underflows.

## Parameters

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>bytesRemaining</i>	the remaining number of bytes to be transferred

## Returns

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveGetStatus\_Activity

Definition at line 541 of file flexio\_i2s\_driver.h.

```
14.42.4.15 status_t FLEXIO_I2S_DRV_SlaveInit ( uint32_t instance, const flexio_i2s_slave_user_config_t * userConfigPtr, flexio_i2s_slave_state_t * slave )
```

Initialize the FLEXIO\_I2S slave mode driver.

This function initializes the FLEXIO\_I2S driver in slave mode.

## Parameters

<i>instance</i>	FLEXIO peripheral instance number
<i>userConfigPtr</i>	Pointer to the FLEXIO_I2S slave user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">FLEXIO_I2S_DRV_SlaveDeinit()</a> .

**Returns**

Error or success status returned by API

Definition at line 1439 of file flexio\_i2s\_driver.c.

**14.42.4.16** `static status_t FLEXIO_I2S_DRV_SlaveReceiveData ( flexio_i2s_slave_state_t * slave, uint8_t * rxBuff, uint32_t rxSize ) [inline],[static]`

Perform a non-blocking receive transaction on the I2S bus.

This function starts the reception of a block of data and returns immediately. The rest of the reception is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the FLEXIO\_I2S\_DRV\_SlaveGet↔Status function (if the driver is initialized in polling mode). Use [FLEXIO\\_I2S\\_DRV\\_SlaveGetStatus\(\)](#) to check the progress of the reception.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveReceiveData\_Activity

Definition at line 482 of file flexio\_i2s\_driver.h.

**14.42.4.17** `static status_t FLEXIO_I2S_DRV_SlaveReceiveDataBlocking ( flexio_i2s_slave_state_t * slave, uint8_t * rxBuff, uint32_t rxSize, uint32_t timeout ) [inline],[static]`

Perform a blocking receive transaction on the I2S bus.

This function receives a block of data and only returns when the reception is complete.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveReceiveDataBlocking\_Activity

Definition at line 502 of file flexio\_i2s\_driver.h.

**14.42.4.18** `static status_t FLEXIO_I2S_DRV_SlaveSendData ( flexio_i2s_slave_state_t * slave, const uint8_t * txBuff, uint32_t txSize ) [inline],[static]`

Perform a non-blocking send transaction on the I2S bus.

This function starts the transmission of a block of data and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the FLEXIO\_I2S\_DRV↔\_SlaveGetStatus function (if the driver is initialized in polling mode). Use [FLEXIO\\_I2S\\_DRV\\_SlaveGetStatus\(\)](#) to check the progress of the transmission.

## Parameters

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred

## Returns

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveSendData\_Activity

Definition at line 436 of file flexio\_i2s\_driver.h.

```
14.42.4.19 static status_t FLEXIO_I2S_DRV_SlaveSendDataBlocking( flexio_i2s_slave_state_t * slave, const uint8_t *
txBuff, uint32_t txSize, uint32_t timeout ) [inline],[static]
```

Perform a blocking send transaction on the I2S bus.

This function sends a block of data, and only returns when the transmission is complete.

## Parameters

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

## Returns

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveSendDataBlocking\_Activity

Definition at line 458 of file flexio\_i2s\_driver.h.

```
14.42.4.20 status_t FLEXIO_I2S_DRV_SlaveSetConfig( flexio_i2s_slave_state_t * slave, uint8_t bitsWidth )
```

Set the bit width for any subsequent I2S communication.

This function sets the bit width for the I2S slave.

## Parameters

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>bitsWidth</i>	number of bits per word

## Returns

Error or success status returned by API

Definition at line 1521 of file flexio\_i2s\_driver.c.

```
14.42.4.21 static status_t FLEXIO_I2S_DRV_SlaveSetRxBuffer( flexio_i2s_slave_state_t * slave, uint8_t * rxBuff,
uint32_t rxSize ) [inline],[static]
```

Provide a buffer for receiving data.

This function can be used to provide a driver with a new buffer for receiving data. It can be called from the user callback when event STATUS\_I2S\_RX\_OVERRUN is reported. This way the reception will continue without interruption.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveSetRxBuffer\_Activity

Definition at line 560 of file flexio\_i2s\_driver.h.

```
14.42.4.22 static status_t FLEXIO_I2S_DRV_SlaveSetTxBuffer ( flexio_i2s_slave_state_t * slave, const uint8_t * txBuff,
uint32_t txSize ) [inline],[static]
```

Provide a buffer for transmitting data.

This function can be used to provide a driver with a new buffer for transmitting data. It can be called from the user callback when event STATUS\_I2S\_TX\_UNDERRUN is reported. This way the transmission will continue without interruption.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
<i>txBuff</i>	pointer to the buffer containing transmit data
<i>txSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveSetTxBuffer\_Activity

Definition at line 581 of file flexio\_i2s\_driver.h.

```
14.42.4.23 static status_t FLEXIO_I2S_DRV_SlaveTransferAbort ( flexio_i2s_slave_state_t * slave ) [inline],
[static]
```

Aborts a non-blocking I2S slave transaction.

This function aborts a non-blocking I2S transfer.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_I2S slave driver context structure.
--------------	---

**Returns**

Error or success status returned by API Implements : FLEXIO\_I2S\_DRV\_SlaveTransferAbort\_Activity

Definition at line 520 of file flexio\_i2s\_driver.h.

## 14.43 FlexIO SPI Driver

### 14.43.1 Detailed Description

SPI communication over FlexIO module (FLEXIO\_SPI)

The FLEXIO\_SPI Driver allows communication on an SPI bus using the FlexIO module in the S32144K processor.

#### Features

- Master or slave operation
- Interrupt, DMA or polling mode
- Provides blocking and non-blocking transfer functions
- Configurable baud rate
- Configurable clock polarity and phase
- Configurable bit order and data size

#### Functionality

Before using any Flexio driver the device must first be initialized using function `FLEXIO_DRV_InitDevice`. Then the FLEXIO\_SPI Driver must be initialized, using functions `FLEXIO_SPI_DRV_MasterInit()` or `FLEXIO_SPI_DRV_SlaveInit()`. It is possible to use more driver instances on the same FlexIO device, as long as sufficient resources are available. Different driver instances on the same FlexIO device can function independently of each other. When it is no longer needed, the driver can be de-initialized, using `FLEXIO_SPI_DRV_MasterDeinit()` or `FLEXIO_SPI_DRV_SlaveDeinit()`. This will release the hardware resources, allowing other driver instances to be initialized other.

#### Master Mode

Master Mode provides functions for transmitting or receiving data to/from an SPI slave. Baud rate is provided at initialization time through the master configuration structure, but can be changed at runtime by using `FLEXIO_SPI_DRV_MasterSetBaudRate()` function. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call `FLEXIO_SPI_DRV_MasterGetBaudRate()` after `FLEXIO_SPI_DRV_MasterSetBaudRate()` to check what baud rate was actually set.

To send or receive data, use function `FLEXIO_SPI_DRV_MasterTransfer()`. The transmit and receive buffers, together with parameters for the transfer are provided through the `flexio_spi_transfer_t` structure. If only transmit or receive is desired, any one of the Rx/Tx buffers can be set to NULL. This driver does not support continuous send/receive using a user callback function. The callback function is only used to signal the end of a transfer.

Blocking operations will return only when the transfer is completed, either successfully or with error. Non-blocking operations will initiate the transfer and return `STATUS_SUCCESS`, but the module is still busy with the transfer and another transfer can't be initiated until the current transfer is complete. The application will be notified through the user callback when the transfer completes, or it can check the status of the current transfer by calling `FLEXIO_SPI_DRV_MasterGetStatus()`. If the transfer is still ongoing this function will return `STATUS_BUSY`. If the transfer is completed, the function will return either `STATUS_SUCCESS` or an error code, depending on the outcome of the last transfer.

The driver supports interrupt, DMA and polling mode. In polling mode the function `FLEXIO_SPI_DRV_MasterGetStatus()` ensures the progress of the transfer by checking and handling transmit and receive events reported by the FlexIO module. The application should ensure that this function is called often enough (at least once per transferred byte) to avoid Tx underflows or Rx overflows. In DMA mode the DMA channels that will be used by the driver are received through the configuration structure. The channels must be initialized by the application before the `flexio_spi` driver is initialized. The `flexio_spi` driver will only set the DMA request source.

## Slave Mode

Slave Mode is very similar to master mode, the main difference being that the `FLEXIO_SPI_DRV_SlaveInit()` function initializes the FlexIO module to use the clock signal received from the master instead of generating it. Consequently, there is no `SetBaudRate` function in slave mode. Other than that, the slave mode offers a similar interface to the master mode. `FLEXIO_SPI_DRV_MasterTransfer()` can be used to initiate transfers, and `FLEXIO_SPI_DRV_SlaveGetStatus()` is used to check the status of the transfer and advance the transfer in polling mode. All other specifications from the Master Mode description apply for Slave Mode too

## Important Notes

- Before using the FLEXIO\_SPI Driver the protocol clock of the module must be configured. Refer to Clock Manager for clock configuration.
- Before using the FLEXIO\_SPI Driver the pins must be routed to the FlexIO module. Refer to PINS Driver for pin routing configuration. Note that any of the available FlexIO pins can be used for MOSI, MISO, SCK and SS (configurable at initialization time).
- The driver enables the interrupts for the corresponding FlexIO module, but any interrupt priority setting must be done by the application.
- The driver does not support back-to-back transmission mode for CPHA = 1
- The driver does not support configurable polarity for SS signal (only active-low is supported)
- Timeout feature for blocking transfers does not work in polling mode.
- This driver needs two shifters and two timers for its operation. Initialization will fail if there are not enough shifters and timers available on the FlexIO device.
- This driver needs two DMA channels for its operation when it is initialized in DMA mode. The DMA channels must be initialized by the application before initializing the driver. Refer to EDMA driver for DMA channels initialization.
- If the application uses an RTOS, this driver uses a semaphore for blocking transfers. Initialization will fail if the semaphore cannot be created. If the driver uses polling mode no semaphore is used.
- If the application uses an RTOS, the FlexIO drivers use a mutex for channel allocation. Only one mutex per device is needed, not per driver instance. Device initialization will fail if the mutex cannot be created.

## Data Structures

- struct `flexio_spi_master_user_config_t`  
*Master configuration structure. [More...](#)*
- struct `flexio_spi_slave_user_config_t`  
*Slave configuration structure. [More...](#)*
- struct `flexio_spi_master_state_t`  
*Master internal context structure. [More...](#)*

## Typedefs

- typedef `flexio_spi_master_state_t flexio_spi_slave_state_t`  
*Slave internal context structure.*

## Enumerations

- enum `flexio_spi_transfer_bit_order_t` { `FLEXIO_SPI_TRANSFER_MSB_FIRST` = 0U, `FLEXIO_SPI_TRANSFER_LSB_FIRST` = 1U }  
*Order in which the data bits are transferred Implements : `flexio_spi_transfer_bit_order_t` Class.*
- enum `flexio_spi_transfer_size_t` { `FLEXIO_SPI_TRANSFER_1BYTE` = 1U, `FLEXIO_SPI_TRANSFER_2BYTE` = 2U, `FLEXIO_SPI_TRANSFER_4BYTE` = 4U }  
*Size of transferred data in bytes Implements : `flexio_spi_transfer_size_t` Class.*

## FLEXIO\_SPI Driver

- status\_t `FLEXIO_SPI_DRV_MasterInit` (uint32\_t instance, const `flexio_spi_master_user_config_t` \*userConfigPtr, `flexio_spi_master_state_t` \*master)  
*Initialize the FLEXIO\_SPI master mode driver.*
- status\_t `FLEXIO_SPI_DRV_MasterDeinit` (`flexio_spi_master_state_t` \*master)  
*De-initialize the FLEXIO\_SPI master mode driver.*
- status\_t `FLEXIO_SPI_DRV_MasterSetBaudRate` (`flexio_spi_master_state_t` \*master, uint32\_t baudRate)  
*Set the baud rate for any subsequent SPI communication.*
- status\_t `FLEXIO_SPI_DRV_MasterGetBaudRate` (`flexio_spi_master_state_t` \*master, uint32\_t \*baudRate)  
*Get the currently configured baud rate.*
- status\_t `FLEXIO_SPI_DRV_MasterTransfer` (`flexio_spi_master_state_t` \*master, const uint8\_t \*txData, uint8\_t \*rxData, uint32\_t dataSize)  
*Perform a non-blocking SPI master transaction.*
- status\_t `FLEXIO_SPI_DRV_MasterTransferBlocking` (`flexio_spi_master_state_t` \*master, const uint8\_t \*txData, uint8\_t \*rxData, uint32\_t dataSize, uint32\_t timeout)  
*Perform a blocking SPI master transaction.*
- status\_t `FLEXIO_SPI_DRV_MasterTransferAbort` (`flexio_spi_master_state_t` \*master)  
*Aborts a non-blocking SPI master transaction.*
- status\_t `FLEXIO_SPI_DRV_MasterGetStatus` (`flexio_spi_master_state_t` \*master, uint32\_t \*bytesRemaining)  
*Get the status of the current non-blocking SPI master transaction.*
- status\_t `FLEXIO_SPI_DRV_SlaveInit` (uint32\_t instance, const `flexio_spi_slave_user_config_t` \*userConfigPtr, `flexio_spi_slave_state_t` \*slave)  
*Initialize the FLEXIO\_SPI slave mode driver.*
- static status\_t `FLEXIO_SPI_DRV_SlaveDeinit` (`flexio_spi_slave_state_t` \*slave)  
*De-initialize the FLEXIO\_SPI slave mode driver.*
- static status\_t `FLEXIO_SPI_DRV_SlaveTransfer` (`flexio_spi_slave_state_t` \*slave, const uint8\_t \*txData, uint8\_t \*rxData, uint32\_t dataSize)  
*Perform a non-blocking SPI slave transaction.*
- static status\_t `FLEXIO_SPI_DRV_SlaveTransferBlocking` (`flexio_spi_slave_state_t` \*slave, const uint8\_t \*txData, uint8\_t \*rxData, uint32\_t dataSize, uint32\_t timeout)  
*Perform a blocking SPI slave transaction.*
- static status\_t `FLEXIO_SPI_DRV_SlaveTransferAbort` (`flexio_spi_slave_state_t` \*slave)  
*Aborts a non-blocking SPI slave transaction.*
- static status\_t `FLEXIO_SPI_DRV_SlaveGetStatus` (`flexio_spi_slave_state_t` \*slave, uint32\_t \*bytesRemaining)  
*Get the status of the current non-blocking SPI slave transaction.*

### 14.43.2 Data Structure Documentation

#### 14.43.2.1 struct flexio\_spi\_master\_user\_config\_t

Master configuration structure.

This structure is used to provide configuration parameters for the flexio\_spi master at initialization time. Implements : flexio\_spi\_master\_user\_config\_t\_Class

Definition at line 70 of file flexio\_spi\_driver.h.

#### Data Fields

- uint32\_t baudRate
- flexio\_driver\_type\_t driverType
- flexio\_spi\_transfer\_bit\_order\_t bitOrder
- flexio\_spi\_transfer\_size\_t transferSize
- uint8\_t clockPolarity
- uint8\_t clockPhase
- uint8\_t mosiPin
- uint8\_t misoPin
- uint8\_t sckPin
- uint8\_t ssPin
- spi\_callback\_t callback
- void \* callbackParam
- uint8\_t rxDMAChannel
- uint8\_t txDMAChannel

#### Field Documentation

##### 14.43.2.1.1 uint32\_t baudRate

Baud rate in hertz

Definition at line 72 of file flexio\_spi\_driver.h.

##### 14.43.2.1.2 flexio\_spi\_transfer\_bit\_order\_t bitOrder

Bit order: LSB-first / MSB-first

Definition at line 74 of file flexio\_spi\_driver.h.

##### 14.43.2.1.3 spi\_callback\_t callback

User callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if it is not needed

Definition at line 82 of file flexio\_spi\_driver.h.

##### 14.43.2.1.4 void\* callbackParam

Parameter for the callback function

Definition at line 86 of file flexio\_spi\_driver.h.

##### 14.43.2.1.5 uint8\_t clockPhase

Clock Phase (CPHA) 0 = sample on leading clock edge; 1 = sample on trailing clock edge

Definition at line 77 of file flexio\_spi\_driver.h.

#### 14.43.2.1.6 uint8\_t clockPolarity

Clock Polarity (CPOL) 0 = active-high clock; 1 = active-low clock

Definition at line 76 of file flexio\_spi\_driver.h.

#### 14.43.2.1.7 flexio\_driver\_type\_t driverType

Driver type: interrupts/polling/DMA

Definition at line 73 of file flexio\_spi\_driver.h.

#### 14.43.2.1.8 uint8\_t misoPin

Flexio pin to use as MISO pin

Definition at line 79 of file flexio\_spi\_driver.h.

#### 14.43.2.1.9 uint8\_t mosiPin

Flexio pin to use as MOSI pin

Definition at line 78 of file flexio\_spi\_driver.h.

#### 14.43.2.1.10 uint8\_t rxDMAChannel

Rx DMA channel number. Only used in DMA mode

Definition at line 87 of file flexio\_spi\_driver.h.

#### 14.43.2.1.11 uint8\_t sckPin

Flexio pin to use as SCK pin

Definition at line 80 of file flexio\_spi\_driver.h.

#### 14.43.2.1.12 uint8\_t ssPin

Flexio pin to use as SS pin

Definition at line 81 of file flexio\_spi\_driver.h.

#### 14.43.2.1.13 flexio\_spi\_transfer\_size\_t transferSize

Transfer size in bytes: 1/2/4

Definition at line 75 of file flexio\_spi\_driver.h.

#### 14.43.2.1.14 uint8\_t txDMAChannel

Tx DMA channel number. Only used in DMA mode

Definition at line 88 of file flexio\_spi\_driver.h.

#### 14.43.2.2 struct flexio\_spi\_slave\_user\_config\_t

Slave configuration structure.

This structure is used to provide configuration parameters for the flexio\_spi slave at initialization time. Implements : flexio\_spi\_slave\_user\_config\_t\_Class

Definition at line 97 of file flexio\_spi\_driver.h.

#### Data Fields

- [flexio\\_driver\\_type\\_t driverType](#)
- [flexio\\_spi\\_transfer\\_bit\\_order\\_t bitOrder](#)

- [flexio\\_spi\\_transfer\\_size\\_t transferSize](#)
- [uint8\\_t clockPolarity](#)
- [uint8\\_t clockPhase](#)
- [uint8\\_t mosiPin](#)
- [uint8\\_t misoPin](#)
- [uint8\\_t sckPin](#)
- [uint8\\_t ssPin](#)
- [spi\\_callback\\_t callback](#)
- [void \\* callbackParam](#)
- [uint8\\_t rxDMAChannel](#)
- [uint8\\_t txDMAChannel](#)

#### Field Documentation

##### 14.43.2.2.1 flexio\_spi\_transfer\_bit\_order\_t bitOrder

Bit order: LSB-first / MSB-first

Definition at line 100 of file flexio\_spi\_driver.h.

##### 14.43.2.2.2 spi\_callback\_t callback

User callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if it is not needed

Definition at line 108 of file flexio\_spi\_driver.h.

##### 14.43.2.2.3 void\* callbackParam

Parameter for the callback function

Definition at line 112 of file flexio\_spi\_driver.h.

##### 14.43.2.2.4 uint8\_t clockPhase

Clock Phase (CPHA) 0 = sample on leading clock edge; 1 = sample on trailing clock edge

Definition at line 103 of file flexio\_spi\_driver.h.

##### 14.43.2.2.5 uint8\_t clockPolarity

Clock Polarity (CPOL) 0 = active-low clock; 1 = active-high clock

Definition at line 102 of file flexio\_spi\_driver.h.

##### 14.43.2.2.6 flexio\_driver\_type\_t driverType

Driver type: interrupts/polling/DMA

Definition at line 99 of file flexio\_spi\_driver.h.

##### 14.43.2.2.7 uint8\_t misoPin

Flexio pin to use as MISO pin

Definition at line 105 of file flexio\_spi\_driver.h.

##### 14.43.2.2.8 uint8\_t mosiPin

Flexio pin to use as MOSI pin

Definition at line 104 of file flexio\_spi\_driver.h.

## 14.43.2.2.9 uint8\_t rxDMAChannel

Rx DMA channel number. Only used in DMA mode

Definition at line 113 of file flexio\_spi\_driver.h.

## 14.43.2.2.10 uint8\_t sckPin

Flexio pin to use as SCK pin

Definition at line 106 of file flexio\_spi\_driver.h.

## 14.43.2.2.11 uint8\_t ssPin

Flexio pin to use as SS pin

Definition at line 107 of file flexio\_spi\_driver.h.

## 14.43.2.2.12 flexio\_spi\_transfer\_size\_t transferSize

Transfer size in bytes: 1/2/4

Definition at line 101 of file flexio\_spi\_driver.h.

## 14.43.2.2.13 uint8\_t txDMAChannel

Tx DMA channel number. Only used in DMA mode

Definition at line 114 of file flexio\_spi\_driver.h.

## 14.43.2.3 struct flexio\_spi\_master\_state\_t

Master internal context structure.

This structure is used by the master-mode driver for its internal logic. It must be provided by the application through the [FLEXIO\\_SPI\\_DRV\\_MasterInit\(\)](#) function, then it cannot be freed until the driver is de-initialized using [FLEXIO\\_SPI\\_DRV\\_MasterDeinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 126 of file flexio\_spi\_driver.h.

## 14.43.3 Typedef Documentation

## 14.43.3.1 typedef flexio\_spi\_master\_state\_t flexio\_spi\_slave\_state\_t

Slave internal context structure.

This structure is used by the slave-mode driver for its internal logic. It must be provided by the application through the [FLEXIO\\_SPI\\_DRV\\_SlaveInit\(\)](#) function, then it cannot be freed until the driver is de-initialized using [FLEXIO\\_SPI\\_DRV\\_SlaveDeinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 158 of file flexio\_spi\_driver.h.

## 14.43.4 Enumeration Type Documentation

## 14.43.4.1 enum flexio\_spi\_transfer\_bit\_order\_t

Order in which the data bits are transferred Implements : flexio\_spi\_transfer\_bit\_order\_t\_Class.

## Enumerator

**FLEXIO\_SPI\_TRANSFER\_MSB\_FIRST** Transmit data starting with most significant bit

**FLEXIO\_SPI\_TRANSFER\_LSB\_FIRST** Transmit data starting with least significant bit

Definition at line 42 of file flexio\_spi\_driver.h.

#### 14.43.4.2 enum flexio\_spi\_transfer\_size\_t

Size of transferred data in bytes Implements : flexio\_spi\_transfer\_size\_t\_Class.

##### Enumerator

**FLEXIO\_SPI\_TRANSFER\_1BYTE** Data size is 1-byte

**FLEXIO\_SPI\_TRANSFER\_2BYTE** Data size is 2-bytes

**FLEXIO\_SPI\_TRANSFER\_4BYTE** Data size is 4-bytes

Definition at line 51 of file flexio\_spi\_driver.h.

#### 14.43.5 Function Documentation

##### 14.43.5.1 status\_t FLEXIO\_SPI\_DRV\_MasterDeinit ( flexio\_spi\_master\_state\_t \* master )

De-initialize the FLEXIO\_SPI master mode driver.

This function de-initializes the FLEXIO\_SPI driver in master mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

##### Parameters

<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure.
---------------	--

##### Returns

Error or success status returned by API

Definition at line 985 of file flexio\_spi\_driver.c.

##### 14.43.5.2 status\_t FLEXIO\_SPI\_DRV\_MasterGetBaudRate ( flexio\_spi\_master\_state\_t \* master, uint32\_t \* baudRate )

Get the currently configured baud rate.

This function returns the currently configured SPI baud rate.

##### Parameters

<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure.
<i>baudRate</i>	the current baud rate in hertz

##### Returns

Error or success status returned by API

Definition at line 1051 of file flexio\_spi\_driver.c.

##### 14.43.5.3 status\_t FLEXIO\_SPI\_DRV\_MasterGetStatus ( flexio\_spi\_master\_state\_t \* master, uint32\_t \* bytesRemaining )

Get the status of the current non-blocking SPI master transaction.

This function returns the current status of a non-blocking SPI master transaction. A return code of STATUS\_BUSY means the transfer is still in progress. Otherwise the function returns a status reflecting the outcome of the last transfer. When the driver is initialized in polling mode this function also advances the transfer by checking and handling the transmit and receive events, so it must be called frequently to avoid overflows or underflows.

## Parameters

<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure.
<i>bytesRemaining</i>	the remaining number of bytes to be transferred

## Returns

Error or success status returned by API

Definition at line 1204 of file flexio\_spi\_driver.c.

14.43.5.4 `status_t FLEXIO_SPI_DRV_MasterInit ( uint32_t instance, const flexio_spi_master_user_config_t * userConfigPtr, flexio_spi_master_state_t * master )`

Initialize the FLEXIO\_SPI master mode driver.

This function initializes the FLEXIO\_SPI driver in master mode.

## Parameters

<i>instance</i>	FLEXIO peripheral instance number
<i>userConfigPtr</i>	Pointer to the FLEXIO_SPI master user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">FLEXIO_SPI_DRV_MasterDeinit()</a> .

## Returns

Error or success status returned by API

Definition at line 896 of file flexio\_spi\_driver.c.

14.43.5.5 `status_t FLEXIO_SPI_DRV_MasterSetBaudRate ( flexio_spi_master_state_t * master, uint32_t baudRate )`

Set the baud rate for any subsequent SPI communication.

This function sets the baud rate for the SPI master. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call [FLEXIO\\_SPI\\_DRV\\_MasterGetBaudRate\(\)](#) after [FLEXIO\\_SPI\\_DRV\\_MasterSetBaudRate\(\)](#) to check what baud rate was actually set.

## Parameters

<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure.
<i>baudRate</i>	the desired baud rate in hertz

## Returns

Error or success status returned by API

Definition at line 1009 of file flexio\_spi\_driver.c.

14.43.5.6 `status_t FLEXIO_SPI_DRV_MasterTransfer ( flexio_spi_master_state_t * master, const uint8_t * txData, uint8_t * rxData, uint32_t dataSize )`

Perform a non-blocking SPI master transaction.

This function performs an SPI full-duplex transaction, transmit and receive in parallel. If only transmit or receive are required, it is possible to provide NULL pointers for txData or rxData. The transfer is non-blocking, the function

only initiates the transfer and then returns, leaving the transfer to complete asynchronously). [FLEXIO\\_SPI\\_DRV↔\\_MasterGetStatus\(\)](#) can be called to check the status of the transfer.

## Parameters

<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure.
<i>txData</i>	pointer to the data to be transmitted
<i>rxData</i>	pointer to the buffer where to store received data
<i>dataSize</i>	length in bytes of the data to be transferred

## Returns

Error or success status returned by API

Definition at line 1091 of file flexio\_spi\_driver.c.

14.43.5.7 `status_t FLEXIO_SPI_DRV_MasterTransferAbort ( flexio_spi_master_state_t * master )`

Aborts a non-blocking SPI master transaction.

This function aborts a non-blocking SPI transfer.

## Parameters

<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure.
---------------	--

## Returns

Error or success status returned by API

Definition at line 1186 of file flexio\_spi\_driver.c.

14.43.5.8 `status_t FLEXIO_SPI_DRV_MasterTransferBlocking ( flexio_spi_master_state_t * master, const uint8_t * txData, uint8_t * rxData, uint32_t dataSize, uint32_t timeout )`

Perform a blocking SPI master transaction.

This function performs an SPI full-duplex transaction, transmit and receive in parallel. If only transmit or receive are required, it is possible to provide NULL pointers for txData or rxData. The transfer is blocking, the function only returns when the transfer is complete.

## Parameters

<i>master</i>	Pointer to the FLEXIO_SPI master driver context structure.
<i>txData</i>	pointer to the data to be transmitted
<i>rxData</i>	pointer to the buffer where to store received data
<i>dataSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

## Returns

Error or success status returned by API

Definition at line 1153 of file flexio\_spi\_driver.c.

14.43.5.9 `static status_t FLEXIO_SPI_DRV_SlaveDeinit ( flexio_spi_slave_state_t * slave ) [inline],[static]`

De-initialize the FLEXIO\_SPI slave mode driver.

This function de-initializes the FLEXIO\_SPI driver in slave mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

## Parameters

<i>slave</i>	Pointer to the FLEXIO_SPI slave driver context structure.
--------------	---

## Returns

Error or success status returned by API Implements : FLEXIO\_SPI\_DRV\_SlaveDeinit\_Activity

Definition at line 341 of file flexio\_spi\_driver.h.

```
14.43.5.10 static status_t FLEXIO_SPI_DRV_SlaveGetStatus ( flexio_spi_slave_state_t * slave, uint32_t * bytesRemaining
) [inline],[static]
```

Get the status of the current non-blocking SPI slave transaction.

This function returns the current status of a non-blocking SPI slave transaction. A return code of STATUS\_BUSY means the transfer is still in progress. Otherwise the function returns a status reflecting the outcome of the last transfer. When the driver is initialized in polling mode this function also advances the transfer by checking and handling the transmit and receive events, so it must be called frequently to avoid overflows or underflows.

## Parameters

<i>slave</i>	Pointer to the FLEXIO_SPI slave driver context structure.
<i>bytesRemaining</i>	the remaining number of bytes to be transferred

## Returns

Error or success status returned by API Implements : FLEXIO\_SPI\_DRV\_SlaveGetStatus\_Activity

Definition at line 428 of file flexio\_spi\_driver.h.

```
14.43.5.11 status_t FLEXIO_SPI_DRV_SlaveInit ( uint32_t instance, const flexio_spi_slave_user_config_t *
userConfigPtr, flexio_spi_slave_state_t * slave )
```

Initialize the FLEXIO\_SPI slave mode driver.

This function initializes the FLEXIO\_SPI driver in slave mode.

## Parameters

<i>instance</i>	FLEXIO peripheral instance number
<i>userConfigPtr</i>	Pointer to the FLEXIO_SPI slave user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>slave</i>	Pointer to the FLEXIO_SPI slave driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">FLEXIO_SPI_DRV_SlaveDeinit()</a> .

## Returns

Error or success status returned by API

Definition at line 1231 of file flexio\_spi\_driver.c.

```
14.43.5.12 static status_t FLEXIO_SPI_DRV_SlaveTransfer ( flexio_spi_slave_state_t * slave, const uint8_t * txData,
uint8_t * rxData, uint32_t dataSize ) [inline],[static]
```

Perform a non-blocking SPI slave transaction.

This function performs an SPI full-duplex transaction, transmit and receive in parallel. If only transmit or receive are required, it is possible to provide NULL pointers for txData or rxData. The transfer is non-blocking, the function only initiates the transfer and then returns, leaving the transfer to complete asynchronously). [FLEXIO\\_SPI\\_DRV\\_SlaveGetStatus\(\)](#) can be called to check the status of the transfer.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_SPI slave driver context structure.
<i>txData</i>	pointer to the data to be transmitted
<i>rxData</i>	pointer to the buffer where to store received data
<i>dataSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API Implements : FLEXIO\_SPI\_DRV\_SlaveTransfer\_Activity

Definition at line 363 of file flexio\_spi\_driver.h.

```
14.43.5.13 static status_t FLEXIO_SPI_DRV_SlaveTransferAbort ( flexio_spi_slave_state_t * slave ) [inline],
           [static]
```

Aborts a non-blocking SPI slave transaction.

This function aborts a non-blocking SPI transfer.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_SPI slave driver context structure.
--------------	---

**Returns**

Error or success status returned by API Implements : FLEXIO\_SPI\_DRV\_SlaveTransferAbort\_Activity

Definition at line 407 of file flexio\_spi\_driver.h.

```
14.43.5.14 static status_t FLEXIO_SPI_DRV_SlaveTransferBlocking ( flexio_spi_slave_state_t * slave, const uint8_t *
           txData, uint8_t * rxData, uint32_t dataSize, uint32_t timeout ) [inline], [static]
```

Perform a blocking SPI slave transaction.

This function performs an SPI full-duplex transaction, transmit and receive in parallel. If only transmit or receive are required, it is possible to provide NULL pointers for txData or rxData. The transfer is blocking, the function only returns when the transfer is complete.

**Parameters**

<i>slave</i>	Pointer to the FLEXIO_SPI slave driver context structure.
<i>txData</i>	pointer to the data to be transmitted
<i>rxData</i>	pointer to the buffer where to store received data
<i>dataSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API Implements : FLEXIO\_SPI\_DRV\_SlaveTransferBlocking\_Activity

Definition at line 388 of file flexio\_spi\_driver.h.

## 14.44 FlexIO UART Driver

### 14.44.1 Detailed Description

UART communication over FlexIO module (FLEXIO\_UART)

The FLEXIO\_UART Driver allows UART communication using the FlexIO module in the S32144K processor.

#### Features

- Interrupt, DMA or polling mode
- Provides blocking and non-blocking transmit and receive functions
- Configurable baud rate and number of bits
- Single stop bit only
- Parity bit not supported

#### Functionality

##### Initialization

Before using any Flexio driver the device must first be initialized using function `FLEXIO_DRV_InitDevice`. Then the FLEXIO\_UART Driver must be initialized, using function `FLEXIO_UART_DRV_Init()`. It is possible to use more driver instances on the same FlexIO device, as long as sufficient resources are available. Different driver instances on the same FlexIO device can function independently of each other. When it is no longer needed, the driver can be de-initialized, using `FLEXIO_UART_DRV_Deinit()`. This will release the hardware resources, allowing other driver instances to be initialized.

##### Choosing transmit/receive mode

To initialize the UART driver in transmit / receive mode the `direction` field of the configuration structure must be set to `FLEXIO_UART_DIRECTION_TX` / `FLEXIO_UART_DIRECTION_RX` when calling `FLEXIO_UART_DRV_Init()`. Once configured for one direction the driver must be used only for the chosen direction until it is de-initialized. One driver instance can only work in one direction at a time, but more driver instances can be created on the same device, up to the number of shifters present on the device (for example on S32K144 up to 4 driver instances can run in parallel on one device).

##### Setting the baud rate and bit count

The baud rate and bit count are provided at initialization time through the master configuration structure, but they can be changed at runtime by using function `FLEXIO_UART_DRV_SetConfig()`. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call `FLEXIO_UART_DRV_GetBaudRate()` to check what baud rate was actually set.

##### Transmitting / Receiving

To send or receive data to/from the currently configured slave address, use functions `FLEXIO_UART_DRV_SendData()` or `FLEXIO_UART_DRV_ReceiveData()` (or their blocking counterparts). Continuous send/receive can be realized by registering a user callback function. When the driver completes the transmission or reception of the current buffer, it will invoke the user callback with an appropriate event. The callback function can use `FLEXIO_UART_DRV_SetTxBuffer()` or `FLEXIO_UART_DRV_SetRxBuffer()` to provide a new buffer.

Blocking operations will return only when the transfer is completed, either successfully or with error. Non-blocking operations will initiate the transfer and return `STATUS_SUCCESS`, but the module is still busy with the transfer and another transfer can't be initiated until the current transfer is complete. The application will be notified through the user callback when the transfer completes, or it can check the status of the current transfer by calling `FLEXIO_UART_DRV_GetStatus()`. If the transfer is still ongoing this function will return `STATUS_BUSY`. If the transfer is

completed, the function will return either `STATUS_SUCCESS` or an error code, depending on the outcome of the last transfer.

The driver supports interrupt, DMA and polling mode. In polling mode the function `FLEXIO_UART_DRV_GetStatus()` ensures the progress of the transfer by checking and handling transmit and receive events reported by the FlexIO module. The application should ensure that this function is called often enough (at least once per transferred byte) to avoid Tx underflows or Rx overflows. In DMA mode the DMA channel that will be used by the driver is received through the configuration structure. The channel must be initialized by the application before the flexio\_uart driver is initialized. The flexio\_uart driver will only set the DMA request source.

#### Important Notes

- Before using the FLEXIO\_UART Driver the FlexIO clock must be configured. Refer to Clock Manager for clock configuration.
- Before using the FLEXIO\_UART Driver the pins must be routed to the FlexIO module. Refer to PINS Driver for pin routing configuration. Note that any of the available FlexIO pins can be used for the UART TX / RX line (configurable at initialization time). If more than one driver instance is used on the same Flexio module, it is the responsibility of the application to ensure there are no conflicts between pins.
- The driver enables the interrupts for the corresponding FlexIO module, but any interrupt priority setting must be done by the application.
- Timeout feature for blocking transfers does not work in polling mode.
- This driver needs one shifter and one timer for its operation. Initialization will fail if there are not enough shifters and timers available on the FlexIO device.
- This driver needs one DMA channel for its operation when it is initialized in DMA mode. The DMA channels must be initialized by the application before initializing the driver. Refer to EDMA driver for DMA channels initialization.
- If the application uses an RTOS, this driver uses a semaphore for blocking transfers. Initialization will fail if the semaphore cannot be created. If the driver uses polling mode no semaphore is used.
- If the application uses an RTOS, the FlexIO drivers use a mutex for channel allocation. Only one mutex per device is needed, not per driver instance. Device initialization will fail if the mutex cannot be created.

#### Data Structures

- struct `flexio_uart_user_config_t`  
*Driver configuration structure. [More...](#)*
- struct `flexio_uart_state_t`  
*Driver internal context structure. [More...](#)*

#### Enumerations

- enum `flexio_uart_driver_direction_t` { `FLEXIO_UART_DIRECTION_TX = 0x01U`, `FLEXIO_UART_DIRECTION_RX = 0x00U` }  
*flexio\_uart driver direction (tx or rx)*

#### FLEXIO\_UART Driver

- status\_t `FLEXIO_UART_DRV_Init` (uint32\_t instance, const `flexio_uart_user_config_t` \*userConfigPtr, `flexio_uart_state_t` \*state)  
*Initialize the FLEXIO\_UART driver.*
- status\_t `FLEXIO_UART_DRV_Deinit` (`flexio_uart_state_t` \*state)  
*De-initialize the FLEXIO\_UART driver.*

- status\_t [FLEXIO\\_UART\\_DRV\\_SetConfig](#) (flexio\_uart\_state\_t \*state, uint32\_t baudRate, uint8\_t bitCount)  
*Set the baud rate and bit width for any subsequent UART communication.*
- status\_t [FLEXIO\\_UART\\_DRV\\_GetBaudRate](#) (flexio\_uart\_state\_t \*state, uint32\_t \*baudRate)  
*Get the currently configured baud rate.*
- status\_t [FLEXIO\\_UART\\_DRV\\_SendDataBlocking](#) (flexio\_uart\_state\_t \*state, const uint8\_t \*txBuff, uint32\_t txSize, uint32\_t timeout)  
*Perform a blocking UART transmission.*
- status\_t [FLEXIO\\_UART\\_DRV\\_SendData](#) (flexio\_uart\_state\_t \*state, const uint8\_t \*txBuff, uint32\_t txSize)  
*Perform a non-blocking UART transmission.*
- status\_t [FLEXIO\\_UART\\_DRV\\_ReceiveDataBlocking](#) (flexio\_uart\_state\_t \*state, uint8\_t \*rxBuff, uint32\_t rxSize, uint32\_t timeout)  
*Perform a blocking UART reception.*
- status\_t [FLEXIO\\_UART\\_DRV\\_ReceiveData](#) (flexio\_uart\_state\_t \*state, uint8\_t \*rxBuff, uint32\_t rxSize)  
*Perform a non-blocking UART reception.*
- status\_t [FLEXIO\\_UART\\_DRV\\_GetStatus](#) (flexio\_uart\_state\_t \*state, uint32\_t \*bytesRemaining)  
*Get the status of the current non-blocking UART transfer.*
- status\_t [FLEXIO\\_UART\\_DRV\\_TransferAbort](#) (flexio\_uart\_state\_t \*state)  
*Aborts a non-blocking UART transfer.*
- status\_t [FLEXIO\\_UART\\_DRV\\_SetRxBuffer](#) (flexio\_uart\_state\_t \*state, uint8\_t \*rxBuff, uint32\_t rxSize)  
*Provide a buffer for receiving data.*
- status\_t [FLEXIO\\_UART\\_DRV\\_SetTxBuffer](#) (flexio\_uart\_state\_t \*state, const uint8\_t \*txBuff, uint32\_t txSize)  
*Provide a buffer for transmitting data.*

#### 14.44.2 Data Structure Documentation

##### 14.44.2.1 struct flexio\_uart\_user\_config\_t

Driver configuration structure.

This structure is used to provide configuration parameters for the flexio\_uart driver at initialization time. Implements : flexio\_uart\_user\_config\_t\_Class

Definition at line 63 of file flexio\_uart\_driver.h.

##### Data Fields

- [flexio\\_driver\\_type\\_t](#) driverType
- [uint32\\_t](#) baudRate
- [uint8\\_t](#) bitCount
- [flexio\\_uart\\_driver\\_direction\\_t](#) direction
- [uint8\\_t](#) dataPin
- [uart\\_callback\\_t](#) callback
- void \* [callbackParam](#)
- [uint8\\_t](#) dmaChannel

##### Field Documentation

###### 14.44.2.1.1 uint32\_t baudRate

Baud rate in hertz

Definition at line 66 of file flexio\_uart\_driver.h.

###### 14.44.2.1.2 uint8\_t bitCount

Number of bits per word

Definition at line 67 of file flexio\_uart\_driver.h.

14.44.2.1.3 `uart_callback_t` callback

User callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if it is not needed

Definition at line 70 of file `flexio_uart_driver.h`.

14.44.2.1.4 `void*` callbackParam

Parameter for the callback function

Definition at line 74 of file `flexio_uart_driver.h`.

14.44.2.1.5 `uint8_t` dataPin

Flexio pin to use as Tx or Rx pin

Definition at line 69 of file `flexio_uart_driver.h`.

14.44.2.1.6 `flexio_uart_driver_direction_t` direction

Driver direction: Tx or Rx

Definition at line 68 of file `flexio_uart_driver.h`.

14.44.2.1.7 `uint8_t` dmaChannel

DMA channel number. Only used in DMA mode

Definition at line 75 of file `flexio_uart_driver.h`.

14.44.2.1.8 `flexio_driver_type_t` driverType

Driver type: interrupts/polling/DMA

Definition at line 65 of file `flexio_uart_driver.h`.

14.44.2.2 `struct flexio_uart_state_t`

Driver internal context structure.

This structure is used by the `flexio_uart` driver for its internal logic. It must be provided by the application through the `FLEXIO_UART_DRV_Init()` function, then it cannot be freed until the driver is de-initialized using `FLEXIO_UART_DRV_DeInit()`. The application should make no assumptions about the content of this structure.

Definition at line 87 of file `flexio_uart_driver.h`.

## 14.44.3 Enumeration Type Documentation

14.44.3.1 `enum flexio_uart_driver_direction_t`

`flexio_uart` driver direction (tx or rx)

This structure describes the direction configuration options for the `flexio_uart` driver. Implements : `flexio_uart_driver_direction_t_Class`

## Enumerator

**`FLEXIO_UART_DIRECTION_TX`** Tx UART driver

**`FLEXIO_UART_DIRECTION_RX`** Rx UART driver

Definition at line 45 of file `flexio_uart_driver.h`.

## 14.44.4 Function Documentation

#### 14.44.4.1 `status_t FLEXIO_UART_DRV_Deinit ( flexio_uart_state_t * state )`

De-initialize the FLEXIO\_UART driver.

This function de-initializes the FLEXIO\_UART driver. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

##### Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
--------------	--

##### Returns

Error or success status returned by API

Definition at line 1046 of file flexio\_uart\_driver.c.

#### 14.44.4.2 `status_t FLEXIO_UART_DRV_GetBaudRate ( flexio_uart_state_t * state, uint32_t * baudRate )`

Get the currently configured baud rate.

This function returns the currently configured UART baud rate.

##### Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>baudRate</i>	the current baud rate in hertz

##### Returns

Error or success status returned by API

Definition at line 1125 of file flexio\_uart\_driver.c.

#### 14.44.4.3 `status_t FLEXIO_UART_DRV_GetStatus ( flexio_uart_state_t * state, uint32_t * bytesRemaining )`

Get the status of the current non-blocking UART transfer.

This function returns the current status of a non-blocking UART transfer. A return code of STATUS\_BUSY means the transfer is still in progress. Otherwise the function returns a status reflecting the outcome of the last transfer. When the driver is initialized in polling mode this function also advances the transfer by checking and handling the transmit and receive events, so it must be called frequently to avoid overflows or underflows.

##### Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>bytesRemaining</i>	the remaining number of bytes to be transferred

##### Returns

Error or success status returned by API

Definition at line 1362 of file flexio\_uart\_driver.c.

#### 14.44.4.4 `status_t FLEXIO_UART_DRV_Init ( uint32_t instance, const flexio_uart_user_config_t * userConfigPtr, flexio_uart_state_t * state )`

Initialize the FLEXIO\_UART driver.

This function initializes the FLEXIO\_UART driver.

## Parameters

<i>instance</i>	FLEXIO peripheral instance number
<i>userConfigPtr</i>	Pointer to the FLEXIO_UART user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>state</i>	Pointer to the FLEXIO_UART driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">FLEXIO_UART_DRV_Deinit()</a> .

## Returns

Error or success status returned by API

Definition at line 941 of file flexio\_uart\_driver.c.

14.44.4.5 `status_t FLEXIO_UART_DRV_ReceiveData ( flexio_uart_state_t * state, uint8_t * rxBuff, uint32_t rxSize )`

Perform a non-blocking UART reception.

This function receives a block of data and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the [FLEXIO\\_UART\\_DRV\\_GetReceiveStatus\(\)](#) function (if the driver is initialized in polling mode).

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>rxBuff</i>	pointer to the receive buffer
<i>rxSize</i>	length in bytes of the data to be received

## Returns

Error or success status returned by API

Definition at line 1255 of file flexio\_uart\_driver.c.

14.44.4.6 `status_t FLEXIO_UART_DRV_ReceiveDataBlocking ( flexio_uart_state_t * state, uint8_t * rxBuff, uint32_t rxSize, uint32_t timeout )`

Perform a blocking UART reception.

This function receives a block of data and only returns when the transmission is complete.

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>rxBuff</i>	pointer to the receive buffer
<i>rxSize</i>	length in bytes of the data to be received
<i>timeout</i>	timeout for the transfer in milliseconds

## Returns

Error or success status returned by API

Definition at line 1311 of file flexio\_uart\_driver.c.

14.44.4.7 `status_t FLEXIO_UART_DRV_SendData ( flexio_uart_state_t * state, const uint8_t * txBuff, uint32_t txSize )`

Perform a non-blocking UART transmission.

This function sends a block of data and returns immediately. The rest of the transmission is handled by the interrupt service routine (if the driver is initialized in interrupt mode) or by the [FLEXIO\\_UART\\_DRV\\_GetTransmitStatus\(\)](#) function (if the driver is initialized in polling mode).

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred

## Returns

Error or success status returned by API

Definition at line 1164 of file flexio\_uart\_driver.c.

14.44.4.8 `status_t FLEXIO_UART_DRV_SendDataBlocking ( flexio_uart_state_t * state, const uint8_t * txBuff, uint32_t txSize, uint32_t timeout )`

Perform a blocking UART transmission.

This function sends a block of data and only returns when the transmission is complete.

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

## Returns

Error or success status returned by API

Definition at line 1222 of file flexio\_uart\_driver.c.

14.44.4.9 `status_t FLEXIO_UART_DRV_SetConfig ( flexio_uart_state_t * state, uint32_t baudRate, uint8_t bitCount )`

Set the baud rate and bit width for any subsequent UART communication.

This function sets the baud rate and bit width for the UART driver. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency FlexIO clock. The application should call [FLEXIO\\_UART\\_DRV\\_GetBaudRate\(\)](#) after [FLEXIO\\_UART\\_DRV\\_SetConfig\(\)](#) to check what baud rate was actually set.

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>baudRate</i>	the desired baud rate in hertz
<i>bitCount</i>	number of bits per word

## Returns

Error or success status returned by API

Definition at line 1070 of file flexio\_uart\_driver.c.

14.44.4.10 `status_t FLEXIO_UART_DRV_SetRxBuffer ( flexio_uart_state_t * state, uint8_t * rxBuff, uint32_t rxSize )`

Provide a buffer for receiving data.

This function can be used to provide a new buffer for receiving data to the driver. It can be called from the user callback when event STATUS\_UART\_RX\_OVERRUN is reported. This way the reception will continue without interruption.

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred

## Returns

Error or success status returned by API

Definition at line 1395 of file flexio\_uart\_driver.c.

14.44.4.11 `status_t FLEXIO_UART_DRV_SetTxBuffer ( flexio_uart_state_t * state, const uint8_t * txBuff, uint32_t txSize )`

Provide a buffer for transmitting data.

This function can be used to provide a new buffer for transmitting data to the driver. It can be called from the user callback when event STATUS\_UART\_TX\_UNDERRUN is reported. This way the transmission will continue without interruption.

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
<i>txBuff</i>	pointer to the buffer containing transmit data
<i>txSize</i>	length in bytes of the data to be transferred

## Returns

Error or success status returned by API

Definition at line 1417 of file flexio\_uart\_driver.c.

14.44.4.12 `status_t FLEXIO_UART_DRV_TransferAbort ( flexio_uart_state_t * state )`

Aborts a non-blocking UART transfer.

This function aborts a non-blocking UART transfer.

## Parameters

<i>state</i>	Pointer to the FLEXIO_UART driver context structure.
--------------	--

## Returns

Error or success status returned by API

Definition at line 1344 of file flexio\_uart\_driver.c.

## 14.45 FlexTimer (FTM)

### 14.45.1 Detailed Description

FlexTimer Peripheral Driver.

#### Hardware background

The FTM of the S32K144 is based on a 16 bits counter and supports: input capture, output compare, PWM and some instances include quadrature decoder. The main features are:

- FTM source clock is selectable (Source clock can be the system clock, the fixed frequency clock, or an external clock)
- Prescaler: 1, 2, 4, 8, 16, 32, 64, 128
- 16 bit counter (up and up-down counting)
- Each channel can be configured for input capture, output compare, or edge-aligned PWM mode.
- Input Capture mode (single edge, dual edge)
- Output Compare mode (set, cleared or toggle on match)
- All channels can be configured for center-aligned PWM mode.
- Each pair of channels can be combined to generate a PWM signal with independent control of both edges of PWM signal and with dead-time insertion.
- Up to 4 fault inputs for global fault control
- Dual edge capture for pulse and period width measurement
- Quadrature decoder with input filters, relative position counting, and interrupt on position count or capture of position count on external event.

#### How to use FTM driver in your application

For all operation modes (without Quadrature Decoder mode) the user need to configure [ftm\\_user\\_config\\_t](#). This structure will be used for initialization (FTM\_DRV\_Init). The next functions used are specific for each operation mode.

#### Output compare mode

For this mode the user needs to configure maximum counter value, number of channels used and output mode for each channel (toggle/clear/set on match). This information is stored in [ftm\\_output\\_cmp\\_param\\_t](#) data type and are used in FTM\_OC\_DRV\_InitOutputCompare. Next step is to set a value for comparison with FTM\_OC\_DRV\_UpdateOutputCompareChannel.

Example:

```

/* The state structure of instance in the output compare mode */
ftm_state_t stateOutputCompare;
#define FTM_OUTPUT_COMPARE_INSTANCE          2UL
/* Channels configuration structure for PWM output compare */
ftm_output_cmp_ch_param_t PWM_OutputCompareChannelConfig[2] =
{
    {
        0,                /* Channel id */
        FTM_TOGGLE_ON_MATCH, /* Output mode */
        10000U,           /* Compared value */
        false,            /* External Trigger */
    },
    {
        1,                /* Channel id */
        FTM_TOGGLE_ON_MATCH, /* Output mode */
        20000U,           /* Compared value */
        false,            /* External Trigger */
    }
};

/* Output compare configuration for PWM */
ftm_output_cmp_param_t PWM_OutputCompareConfig =

```

```

{
    2,                /* Number of channels */
    FTM_MODE_OUTPUT_COMPARE, /* FTM mode */
    40000U,          /* Maximum count value */
    PWM_OutputCompareChannelConfig /* Channels configuration */
};
/* Timer mode configuration for PWM */
/* Global configuration of PWM */
ftm_user_config_t PWM_InitConfig =
{
    {
        true,          /* Software trigger state */
        false,         /* Hardware trigger 1 state */
        false,         /* Hardware trigger 2 state */
        false,         /* Hardware trigger 3 state */
        true,          /* Maximum loading point state */
        true,          /* Min loading point state */
        FTM_SYSTEM_CLOCK, /* Update mode for INVCTRL register */
        FTM_SYSTEM_CLOCK, /* Update mode for SWOCTRL register */
        FTM_SYSTEM_CLOCK, /* Update mode for OUTMASK register */
        FTM_SYSTEM_CLOCK, /* Update mode for CNTIN register */
        false,         /* Auto clear trigger state for hardware trigger */
        FTM_UPDATE_NOW, /* select synchronization method */
    },
    FTM_MODE_OUTPUT_COMPARE, /* Mode of operation for FTM */
    FTM_CLOCK_DIVID_BY_4,    /* FTM clock pre-scaler */
    FTM_CLOCK_SOURCE_SYSTEMCLK, /* FTM clock source */
    FTM_BDM_MODE_11,        /* FTM debug mode */
    false,                   /* Interrupt state */
    false,                   /* Initialization trigger */
};
FTM_DRV_Init (FTM_OUTPUT_COMPARE_INSTANCE, &PWM_InitConfig, &stateOutputCompare);
FTM_OC_DRV_InitOutputCompare (FTM_OUTPUT_COMPARE_INSTANCE, &PWM_OutputCompareConfig);
/* If you want to change compared value */
FTM_OC_DRV_UpdateOutputCompareChannel (FTM_OUTPUT_COMPARE_INSTANCE, 0UL, 15000U );

```

### PWM mode

For this mode the user needs to configure parameters such: number of PWM channels, frequency, dead time, fault channels and duty cycle, alignment (edge or center). All this information is included in `ftm_pwm_param_t` data type.

`FTM_PWM_DRV_UpdatePwmChannel` can be used to update duty cycles at run time. If the type of update in the duty cycle when the duty cycle can have value between 0x0 (0%) and 0x8000 (100%). If the type of update in ticks when the firstEdge and secondEdge variables can have value between 0 and `ftmPeriod` which is stored in the state structure.

Example:

```

/* The state structure of instance in the PWM mode */
ftm_state_t statePwm;
#define FTM_PWM_INSTANCE 1UL
/* Fault configuration structure */
ftm_pwm_fault_param_t PWM_FaultConfig =
{
    {
        false,
        true,
        5U, /* Fault filter value */
        FTM_FAULT_CONTROL_MAN_EVEN,
        {
            {
                true, /* Fault channel state (Enabled/Disabled) */
                false, /* Fault channel filter state (Enabled/Disabled) */
                FTM_POLARITY_HIGH, /* Channel output state on fault */
            },
            {
                false, /* Fault Channel state (Enabled/Disabled) */
                false, /* Fault channel filter state (Enabled/Disabled) */
                FTM_POLARITY_LOW /* Channel output state on fault */
            },
            {
                false, /* Fault Channel state (Enabled/Disabled) */
                false, /* Fault channel filter state (Enabled/Disabled) */
                FTM_POLARITY_LOW /* Channel output state on fault */
            },
            {
                false, /* Fault Channel state (Enabled/Disabled) */
                false, /* Fault channel filter state (Enabled/Disabled) */
                FTM_POLARITY_LOW /* Channel output state on fault */
            }
        }
    }
};
/* Independent channels configuration structure for PWM */

```

```

ftm_independent_ch_param_t PWM_IndependentChannelsConfig[1] =
{
    {
        0U,                /* hwChannelId */
        FTM_POLARITY_HIGH, /* edgeMode */
        10922,            /* uDutyCyclePercent (0-0x8000) */
        false,           /* External Trigger */
    }
};

/* PWM configuration for PWM */
ftm_pwm_param_t PWM_PwmConfig =
{
    1U,                /* Number of independent PWM channels */
    0U,                /* Number of combined PWM channels */
    FTM_MODE_EDGE_ALIGNED_PWM, /* PWM mode */
    0U,                /* DeadTime Value */
    FTM_DEADTIME_DIVID_BY_4, /* DeadTime clock divider */
    7481U,            /* PWM frequency */
    PWM_IndependentChannelsConfig, /* Independent PWM channels configuration structure */
    NULL,             /* Combined PWM channels configuration structure */
    &PWM_FaultConfig /* PWM fault configuration structure */
};

/* Timer mode configuration for PWM */
/* Global configuration of PWM */
ftm_user_config_t PWM_InitConfig =
{
    {
        true,           /* Software trigger state */
        false,          /* Hardware trigger 1 state */
        false,          /* Hardware trigger 2 state */
        false,          /* Hardware trigger 3 state */
        true,           /* Maximum loading point state */
        true,           /* Min loading point state */
        FTM_SYSTEM_CLOCK, /* Update mode for INVCTRL register */
        FTM_SYSTEM_CLOCK, /* Update mode for SWOCTRL register */
        FTM_SYSTEM_CLOCK, /* Update mode for OUTMASK register */
        FTM_SYSTEM_CLOCK, /* Update mode for CNTIN register */
        false,          /* Auto clear trigger state for hardware trigger */
        FTM_UPDATE_NOW, /* Select synchronization method */
    },
    FTM_MODE_EDGE_ALIGNED_PWM, /* PWM mode */
    FTM_CLOCK_DIVID_BY_4,      /* FTM clock pre-scaler */
    FTM_CLOCK_SOURCE_SYSTEMCLK, /* FTM clock source */
    FTM_BDM_MODE_11,          /* FTM debug mode */
    false,                     /* Interrupt state */
    false                       /* Initialization trigger */
};
FTM_DRV_Init(FTM_PWM_INSTANCE, &PWM_InitConfig, &statePwm);
FTM_PWM_DRV_InitPwm(FTM_PWM_INSTANCE, &PWM_PwmConfig);
/* It's recommended to use softwareTrigger = true */
/* SECOND_EDGE value is used only when PWM is used in combined mode */
FTM_PWM_DRV_UpdatePwmChannel(FTM_PWM_INSTANCE, OUL, FTM_PWM_UPDATE_IN_DUTY_CYCLE
, 0x800, 0x2000, true);

```

### PWM in Modified Combine mode

For this mode the user needs to configure parameters such: number of PWM channels, frequency, dead time, fault channels and duty cycle, alignment (edge or center). All this information is included in `ftm_pwm_param_t` data type. The Modified Combine PWM mode is intended to support the generation of PWM signals where the period is not modified while the signal is being generated, but the duty cycle will be varied. `FTM_PWM_DRV_UpdatePwmChannel` can be used to update duty cycles at run time. If the type of update in the duty cycle when the duty cycle can have value between 0x0 (0%) and 0x8000 (100%). If the type of update in ticks when the firstEdge and secondEdge variables can have value between 0 and `ftmPeriod` which is stored in the state structure. In this mode, an even channel (n) and adjacent odd channel (n+1) are combined to generate a PWM signal in the channel (n) output. Thus, the channel (n) match edge is fixed and the channel (n+1) match edge can be varied.

#### Example:

```

/* The state structure of instance in the PWM mode */
ftm_state_t statePwm;
#define FTM_PWM_INSTANCE OUL
/* Fault configuration structure */
ftm_pwm_fault_param_t PWM_FaultConfig =
{
    false,
    true,
    5U,                /* Fault filter value */
    FTM_FAULT_CONTROL_MAN_EVEN,
    {

```

```

    {
        true,                /* Fault channel state (Enabled/Disabled) */
        false,              /* Fault channel filter state (Enabled/Disabled) */
        FTM_POLARITY_HIGH, /* Channel output state on fault */
    },
    {
        false,              /* Fault Channel state (Enabled/Disabled) */
        false,              /* Fault channel filter state (Enabled/Disabled) */
        FTM_POLARITY_LOW   /* Channel output state on fault */
    },
    {
        false,              /* Fault Channel state (Enabled/Disabled) */
        false,              /* Fault channel filter state (Enabled/Disabled) */
        FTM_POLARITY_LOW   /* Channel output state on fault */
    },
    {
        false,              /* Fault Channel state (Enabled/Disabled) */
        false,              /* Fault channel filter state (Enabled/Disabled) */
        FTM_POLARITY_LOW   /* Channel output state on fault */
    }
}
};
/* Combine channels configuration structure for PWM */
ftm_combined_ch_param_t flexTimer1_CombinedChannelsConfig[1] =
{
    {
        0U,                /* Hardware channel for channel (n) */
        512U,              /* First edge time */
        16384U,            /* Second edge time */
        false,             /* Dead time enabled/disabled */
        true,              /* The modified combine mode enabled/disabled */
        FTM_POLARITY_HIGH, /* Channel polarity */
        true,              /* Output enabled/disabled for channel (n+1) */
        FTM_MAIN_DUPLICATED, /* Polarity for channel (n+1) */
        false,             /* External Trigger on the channel (n) */
        false,             /* External Trigger on the channel (n+1) */
    }
};
/* PWM configuration for PWM */
ftm_pwm_param_t PWM_PwmConfig =
{
    0U,                /* Number of independent PWM channels */
    1U,                /* Number of combined PWM channels */
    FTM_MODE_EDGE_ALIGNED_PWM, /* PWM mode */
    0U,                /* DeadTime Value */
    FTM_DEADTIME_DIVID_BY_4, /* DeadTime clock divider */
    7481U,             /* PWM frequency */
    NULL,              /* Independent PWM channels configuration structure */
    flexTimer1_CombinedChannelsConfig, /* Combined PWM channels configuration structure */
    &PWM_FaultConfig /* PWM fault configuration structure */
};
/* Timer mode configuration for PWM */
/* Global configuration of PWM */
ftm_user_config_t PWM_InitConfig =
{
    {
        true,            /* Software trigger state */
        false,          /* Hardware trigger 1 state */
        false,          /* Hardware trigger 2 state */
        false,          /* Hardware trigger 3 state */
        true,           /* Maximum loading point state */
        true,           /* Min loading point state */
        FTM_SYSTEM_CLOCK, /* Update mode for INVCTRL register */
        FTM_SYSTEM_CLOCK, /* Update mode for SWOCTRL register */
        FTM_SYSTEM_CLOCK, /* Update mode for OUTMASK register */
        FTM_SYSTEM_CLOCK, /* Update mode for CNTIN register */
        false,          /* Auto clear trigger state for hardware trigger */
        FTM_UPDATE_NOW, /* Select synchronization method */
    },
    FTM_MODE_EDGE_ALIGNED_PWM, /* PWM mode */
    FTM_CLOCK_DIVID_BY_4,      /* FTM clock pre-scaler */
    FTM_CLOCK_SOURCE_SYSTEMCLK, /* FTM clock source */
    FTM_BDM_MODE_11,          /* FTM debug mode */
    false,                    /* Interrupt state */
    false,                    /* Initialization trigger */
};
FTM_DRV_Init(FTM_PWM_INSTANCE, &PWM_InitConfig, &statePwm);
FTM_PWM_DRV_InitPwm(FTM_PWM_INSTANCE, &PWM_PwmConfig);
/* It's recommended to use softwareTrigger = true */
/* SECOND_EDGE value is used only when PWM is used in combined mode */
FTM_PWM_DRV_UpdatePwmChannel(FTM_PWM_INSTANCE, 0UL, FTM_PWM_UPDATE_IN_DUTY_CYCLE
, 0x0, 0x2000, true);

```

### Single edge input capture mode

For this mode the user needs to configure parameters such: maximum counter value, number of channels, input capture operation mode (for single edge input are used edge detect mode) and edge alignment. All this information is included in [ftm\\_input\\_param\\_t](#).

Example:

```

/* The state structure of instance in the input capture mode */
ftm_state_t stateInputCapture;
#define FTM_IC_INSTANCE          0UL
/* Channels configuration structure for inputCapture input capture */
ftm_input_ch_param_t inputCapture_InputCaptureChannelConfig[1] =
{
    {
        0U,                                /* Channel id */
        FTM_EDGE_DETECT,                  /* Input capture operation Mode */
        FTM_RISING_EDGE,                  /* Edge alignment Mode */
        FTM_NO_MEASUREMENT,               /* Signal measurement operation type */
        0U,                                /* Filter value */
        false,                             /* Filter disabled */
        true,                              /* Continuous mode measurement */
        NULL,                              /* Vector of callbacks parameters for channels events */
        NULL,                              /* Vector of callbacks for channels events */
    }
};
/* Input capture configuration for inputCapture */
ftm_input_param_t inputCapture_InputCaptureConfig =
{
    1U,                                    /* Number of channels */
    65535U,                                /* Maximum count value */
    inputCapture_InputCaptureChannelConfig /* Channels configuration */
};
/* Timer mode configuration for inputCapture */
/* Global configuration of inputCapture */
ftm_user_config_t inputCapture_InitConfig =
{
    {
        false,                             /* Software trigger state */
        false,                             /* Hardware trigger 1 state */
        false,                             /* Hardware trigger 2 state */
        false,                             /* Hardware trigger 3 state */
        false,                             /* Maximum loading point state */
        false,                             /* Min loading point state */
        FTM_SYSTEM_CLOCK,                  /* Update mode for INVCTRL register */
        FTM_SYSTEM_CLOCK,                  /* Update mode for SWOCTRL register */
        FTM_SYSTEM_CLOCK,                  /* Update mode for OUTMASK register */
        FTM_SYSTEM_CLOCK,                  /* Update mode for CNTIN register */
        false,                             /* Auto clear trigger state for hardware trigger */
        FTM_UPDATE_NOW,                    /* Select synchronization method */
    },
    FTM_MODE_INPUT_CAPTURE,                /* Mode of operation for FTM */
    FTM_CLOCK_DIVID_BY_4,                  /* FTM clock pre-scaler */
    FTM_CLOCK_SOURCE_SYSTEMCLK,           /* FTM clock source */
    FTM_BDM_MODE_00,                      /* FTM debug mode */
    false,                                 /* Interrupt state */
    false,                                 /* Initialization trigger */
};
FTM_DRV_Init(FTM_IC_INSTANCE, &inputCapture_InitConfig, &stateInputCapture);
FTM_IC_DRV_InitInputCapture(FTM_IC_INSTANCE, &inputCapture_InputCaptureConfig);
counter = FTM_IC_DRV_GetInputCaptureMeasurement(FTM_IC_INSTANCE, 0UL);

```

`FTM_IC_DRV_GetInputCaptureMeasurement` is now used in interrupt mode and this function is used to save time stamps in internal buffers.

### Counter mode

For this mode the user needs to configure parameters like: counter mode (up-counting or up-down counting), maximum counter value, initial counter value. All this information is included in [ftm\\_timer\\_param\\_t](#).

Example:

```

/* The state structure of instance in the input capture mode */
ftm_state_t stateTimer;
#define FTM_TIMER_INSTANCE      3UL
/* Timer mode configuration for Timer */
ftm_timer_param_t Timer_TimerConfig =
{
    FTM_MODE_UP_TIMER,                  /* Counter mode */
    0U,                                /* Initial counter value */
};

```

```

    0x8000U                                /* Final counter value */
};

/* Global configuration of Timer*/
ftm_user_config_t Timer_InitConfig =
{
    {
        false,                               /* Software trigger state */
        false,                               /* Hardware trigger 1 state */
        false,                               /* Hardware trigger 2 state */
        false,                               /* Hardware trigger 3 state */
        false,                               /* Maximum loading point state */
        false,                               /* Min loading point state */
        FTM_SYSTEM_CLOCK,                   /* Update mode for INVCTRL register */
        FTM_SYSTEM_CLOCK,                   /* Update mode for SWOCTRL register */
        FTM_SYSTEM_CLOCK,                   /* Update mode for OUTMASK register */
        FTM_SYSTEM_CLOCK,                   /* Update mode for CNTIN register */
        false,                               /* Auto clear trigger state for hardware trigger */
        FTM_UPDATE_NOW,                     /* Select synchronization method */
    },
    FTM_MODE_UP_TIMER,                       /* Mode of operation for FTM */
    FTM_CLOCK_DIVID_BY_2,                   /* FTM clock pre-scaler */
    FTM_CLOCK_SOURCE_SYSTEMCLK,            /* FTM clock source */
    FTM_BDM_MODE_11,                       /* FTM debug mode */
    false,                                  /* Interrupt state */
    false                                   /* Initialization trigger */
};
FTM_DRV_Init(FTM_TIMER_INSTANCE,&Timer_InitConfig, &stateTimer);
FTM_MC_DRV_InitCounter(FTM_TIMER_INSTANCE, &Timer_TimerConfig);
FTM_MC_DRV_CounterStart(FTM_TIMER_INSTANCE);

```

### Quadrature decoder mode

For this mode the user needs to configure parameters like: maximum counter value, initial counter value, mode (Count and Direction Encoding mode, Count and Direction Encoding mode), and for both input phases polarity and filtering. All this information is included in `ftm_quad_decode_config_t`. In this mode the counter is clocked by the phase A and phase B. The current state of the decoder can be obtained using `FTM_MC_DRV_QuadGetState`.

### Hardware limitation:

In count and direction mode if initial value of the `PHASE_A` is HIGH the counter will be incremented.

### Example:

```

/* The state structure of instance in the quadrature mode */
ftm_state_t stateQuad;
#define FTM_QUADRATURE_INSTANCE            OUL
ftm_quad_decoder_state_t quadra_state;
ftm_quad_decode_config_t quadrature_decoder_configuration =
{
    FTM_QUAD_COUNT_AND_DIR,                /* Quadrature decoder mode */
    0U,                                    /* Initial counter value */
    32500U,                                 /* Maximum counter value */
    {
        false,                             /* Filter state */
        0U,                                 /* Filter value */
        FTM_QUAD_PHASE_NORMAL              /* Phase polarity */
    },
    {
        false,                             /* Filter state */
        0U,                                 /* Filter value */
        FTM_QUAD_PHASE_NORMAL              /* Phase polarity */
    }
};
/* Timer mode configuration for Quadrature */
/* Global configuration of Quadrature */
ftm_user_config_t Quadrature_InitConfig =
{
    {
        false,                               /* Software trigger state */
        false,                               /* Hardware trigger 1 state */
        false,                               /* Hardware trigger 2 state */
        false,                               /* Hardware trigger 3 state */
        false,                               /* Maximum loading point state */
        false,                               /* Min loading point state */
        FTM_SYSTEM_CLOCK,                   /* Update mode for INVCTRL register */
        FTM_SYSTEM_CLOCK,                   /* Update mode for SWOCTRL register */
        FTM_SYSTEM_CLOCK,                   /* Update mode for OUTMASK register */
        FTM_SYSTEM_CLOCK,                   /* Update mode for CNTIN register */
        false,                               /* Auto clear trigger state for hardware trigger */
        FTM_UPDATE_NOW,                     /* Select synchronization method */
    },
    FTM_MODE_UP_TIMER,                       /* Mode of operation for FTM */
    FTM_CLOCK_DIVID_BY_2,                   /* FTM clock pre-scaler */
    FTM_CLOCK_SOURCE_SYSTEMCLK,            /* FTM clock source */
    FTM_BDM_MODE_11,                       /* FTM debug mode */
    false,                                  /* Interrupt state */
    false                                   /* Initialization trigger */
};

```

```
    },  
    FTM_MODE_QUADRATURE_DECODER, /* Mode of operation for FTM */  
    FTM_CLOCK_DIVID_BY_2, /* FTM clock pre-scaler */  
    FTM_CLOCK_SOURCE_SYSTEMCLK, /* FTM clock source */  
    FTM_BDM_MODE_11, /* FTM debug mode */  
    false, /* Interrupt state */  
    false /* Initialization trigger */  
};  
FTM_DRV_Init(FTM_QUADRATURE_INSTANCE, &Quadrature_InitConfig, &stateQuad);  
FTM_MC_DRV_QuadDecodeStart(FTM_QUADRATURE_INSTANCE, &quadrature_decoder_configuration);  
quadra_state = FTM_MC_DRV_QuadGetState(FTM_QUADRATURE_INSTANCE);
```

## Modules

- [FTM Common Driver](#)  
*FlexTimer Peripheral Common Driver.*
- [FTM Input Capture Driver](#)  
*FlexTimer Peripheral Input Capture Driver.*
- [FTM Module Counter Driver](#)  
*FlexTimer Peripheral Driver.*
- [FTM Output Compare Driver](#)  
*FlexTimer Peripheral Output Compare Driver.*
- [FTM Pulse Width Modulation Driver](#)  
*FlexTimer Peripheral Pulse Width Modulation Driver.*
- [FTM Quadrature Decoder Driver](#)  
*FlexTimer Peripheral Driver.*

## 14.46 Flexible I/O (FlexIO)

### 14.46.1 Detailed Description

The FlexIO is a highly configurable module providing a wide range of functionality including:

- Emulation of a variety of serial communication protocols, such as SPI, I2C, I2S or UART, while requiring low CPU overhead and being more efficient than having multiple dedicated peripherals for each protocol.
- Flexible 16-bit timers with support for a variety of trigger, reset, enable and disable conditions
- PWM/Waveform generation

Several drivers are provided for this device, implementing a variety of communication protocols. There is also a common layer on which all the drivers are based, allowing more driver instances, either of the same type or different types, to function in parallel on the same FlexIO device. Each driver instance needs a certain number of FlexIO resources (shifters and timers) and as long as there are enough free resources new driver instances can be initialized. The table below shows the driver types and the number of resources needed by each one:

Drivers	Timers	Shifters	Pins
SPI	2	2	4
I2C	2	2	2
I2S	2	2	4
UART	1	1	1

The number of timers and shifters available on a specific device can be found in the reference manual.

### Modules

- [FlexIO Common Driver](#)  
*Common services for FlexIO drivers.*
- [FlexIO I2C Driver](#)  
*I2C communication over FlexIO module (FLEXIO\_I2C)*
- [FlexIO I2S Driver](#)  
*I2S communication over FlexIO module (FLEXIO\_I2S)*
- [FlexIO SPI Driver](#)  
*SPI communication over FlexIO module (FLEXIO\_SPI)*
- [FlexIO UART Driver](#)  
*UART communication over FlexIO module (FLEXIO\_UART)*

## 14.47 FreeRTOS

FreeRTOS is a Real Time Operating System (RTOS) design to run on microcontrollers which have size constraints and dedicated end applications.

FreeRTOS provides:

- core real time scheduling functionality
- inter-task communication
- timing and synchronisation primitives

Additional functionality can be included with add-on components.

More information about FreeRTOS can be found on the FreeRTOS website: [www.freertos.org](http://www.freertos.org)

## 14.48 Initialization

### 14.48.1 Detailed Description

Initialize transport layer (queues, status, ...).

#### Functions

- void `ld_init` (`l_ifc_handle` *iii*)  
*Initialize or reinitialize the raw and cooked layers.*

### 14.48.2 Function Documentation

#### 14.48.2.1 void `ld_init` ( `l_ifc_handle` *iii* )

Initialize or reinitialize the raw and cooked layers.

#### Parameters

<code>in</code>	<code>iii</code>	Interface name
-----------------	------------------	----------------

#### Returns

void

Initialize or reinitialize the raw and cooked layers on the interface *iii*. All the transport layer buffers will be initialized.

Definition at line 52 of file `lin_commontl_api.c`.

## 14.49 Interface management

### 14.49.1 Detailed Description

This group contains APIs that help users manage interface(s) in LIN node.

#### Functions

- `I_bool I_ifc_init (I_ifc_handle iii)`  
*Initialize the controller specified by name, i.e. sets up internal functions such as the baud rate. The default schedule set by the `I_ifc_init` call will be the `L_NULL_SCHEDULE` where no frames will be sent and received. This is the first call a user must perform, before using any other interface related LIN API functions. The function returns zero if the initialization was successful and non-zero if failed.*
- `void I_ifc_goto_sleep (I_ifc_handle iii)`  
*Request slave nodes on the cluster connected to the interface to enter bus sleep mode by issuing one go to sleep command. This API is available only for Master nodes.*
- `void I_ifc_wake_up (I_ifc_handle iii)`  
*Transmit the wake up signal.*
- `I_u16 I_ifc_read_status (I_ifc_handle iii)`  
*This function will return the status of the previous communication.*

### 14.49.2 Function Documentation

#### 14.49.2.1 void I\_ifc\_goto\_sleep ( I\_ifc\_handle iii )

Request slave nodes on the cluster connected to the interface to enter bus sleep mode by issuing one go to sleep command. This API is available only for Master nodes.

#### Note

After sending go to sleep command successfully, the master node sets go to sleep flag to 1 and goes to sleep mode. At the end of Go to sleep schedule table, at the end of frame slot of go to sleep command, in `I_sch_tick()` the master node actually switches its active schedule table to Null to stop all communication. To start LIN communication, the master node shall call `I_ifc_wake_up()` to wake up LIN cluster and `I_sch_set()` to activate normal schedule table.

#### Parameters

<code>in</code>	<code>iii</code>	Interface name
-----------------	------------------	----------------

#### Returns

void

Definition at line 382 of file `lin_common_api.c`.

#### 14.49.2.2 I\_bool I\_ifc\_init ( I\_ifc\_handle iii )

Initialize the controller specified by name, i.e. sets up internal functions such as the baud rate. The default schedule set by the `I_ifc_init` call will be the `L_NULL_SCHEDULE` where no frames will be sent and received. This is the first call a user must perform, before using any other interface related LIN API functions. The function returns zero if the initialization was successful and non-zero if failed.

**Parameters**

<i>in</i>	<i>iii</i>	Interface name
-----------	------------	----------------

**Returns**

Operation status

- Zero: Initialization was successful.
- Non-zero: Initialization failed.

Definition at line 411 of file `lin_common_api.c`.

**14.49.2.3 `_l_u16_l_ifc_read_status ( l_ifc_handle iii )`**

This function will return the status of the previous communication.

**Parameters**

<i>in</i>	<i>iii</i>	Interface name
-----------	------------	----------------

**Returns**

`_l_u16`

Definition at line 475 of file `lin_common_api.c`.

**14.49.2.4 `void l_ifc_wake_up ( l_ifc_handle iii )`**

Transmit the wake up signal.

**Parameters**

<i>in</i>	<i>iii</i>	Interface name
-----------	------------	----------------

**Returns**

`void`

Definition at line 461 of file `lin_common_api.c`.

## 14.50 Interrupt Manager (Interrupt)

### 14.50.1 Detailed Description

The S32 SDK Interrupt Manager provides a set of API/services to configure the Interrupt Controller (NVIC).

The Nested-Vectored Interrupt Controller (NVIC) module implements a relocatable vector table supporting many external interrupts, a single non-maskable interrupt (NMI), and priority levels. The NVIC contains the address of the function to execute for a particular handler. The address is fetched via the instruction port allowing parallel register stacking and look-up. The first sixteen entries are allocated to internal sources with the others mapping to MCU-defined interrupts.

#### Overview

The Interrupt Manager provides a set of APIs so that the application can enable or disable an interrupt for a specific device and also set priority, and other features. Additionally, it provides a way to update the vector table for a specific device interrupt handler.

#### Interrupt Names

Each chip has its own set of supported interrupt names defined in the chip-specific header file (see `IRQn_Type`).

This is an example to enable/disable an interrupt for the `ADC0_IRQn`:

```
#include "interrupt_manager.h"
INT_SYS_EnableIRQ(ADC0_IRQn);
INT_SYS_DisableIRQ(ADC0_IRQn);
```

#### Typedefs

- typedef void(\* `isr_t`) (void)  
*Interrupt handler type.*

#### Functions

- void `DefaultISR` (void)  
*Default ISR.*

#### Interrupt manager APIs

- void `INT_SYS_InstallHandler` (`IRQn_Type` irqNumber, const `isr_t` newHandler, `isr_t` \*const oldHandler)  
*Installs an interrupt handler routine for a given IRQ number.*
- void `INT_SYS_EnableIRQ` (`IRQn_Type` irqNumber)  
*Enables an interrupt for a given IRQ number.*
- void `INT_SYS_DisableIRQ` (`IRQn_Type` irqNumber)  
*Disables an interrupt for a given IRQ number.*
- void `INT_SYS_EnableIRQGlobal` (void)  
*Enables system interrupt.*
- void `INT_SYS_DisableIRQGlobal` (void)  
*Disable system interrupt.*
- void `INT_SYS_SetPriority` (`IRQn_Type` irqNumber, `uint8_t` priority)  
*Set Interrupt Priority.*
- `uint8_t` `INT_SYS_GetPriority` (`IRQn_Type` irqNumber)  
*Get Interrupt Priority.*

## 14.50.2 Typedef Documentation

## 14.50.2.1 typedef void(\* isr\_t) (void)

Interrupt handler type.

Definition at line 66 of file interrupt\_manager.h.

## 14.50.3 Function Documentation

## 14.50.3.1 void DefaultISR ( void )

Default ISR.

## 14.50.3.2 void INT\_SYS\_DisableIRQ ( IRQn\_Type irqNumber )

Disables an interrupt for a given IRQ number.

This function disables the individual interrupt for a specified IRQ number.

## Parameters

<i>irqNumber</i>	IRQ number
------------------	------------

Definition at line 168 of file interrupt\_manager.c.

## 14.50.3.3 void INT\_SYS\_DisableIRQGlobal ( void )

Disable system interrupt.

This function disables the global interrupt by calling the core API.

Definition at line 218 of file interrupt\_manager.c.

## 14.50.3.4 void INT\_SYS\_EnableIRQ ( IRQn\_Type irqNumber )

Enables an interrupt for a given IRQ number.

This function enables the individual interrupt for a specified IRQ number.

## Parameters

<i>irqNumber</i>	IRQ number
------------------	------------

Definition at line 141 of file interrupt\_manager.c.

## 14.50.3.5 void INT\_SYS\_EnableIRQGlobal ( void )

Enables system interrupt.

This function enables the global interrupt by calling the core API.

Definition at line 195 of file interrupt\_manager.c.

## 14.50.3.6 uint8\_t INT\_SYS\_GetPriority ( IRQn\_Type irqNumber )

Get Interrupt Priority.

The function gets the priority of an interrupt.

## Parameters

<i>irqNumber</i>	Interrupt number.
------------------	-------------------

**Returns**

priority Priority of the interrupt.

Definition at line 269 of file interrupt\_manager.c.

14.50.3.7 void INT\_SYS\_InstallHandler ( IRQn\_Type *irqNumber*, const isr\_t *newHandler*, isr\_t \*const *oldHandler* )

Installs an interrupt handler routine for a given IRQ number.

This function lets the application register/replace the interrupt handler for a specified IRQ number. See a chip-specific reference manual for details and the startup\_<SoC>.s file for each chip family to find out the default interrupt handler for each device.

**Note**

This method is applicable only if interrupt vector is copied in RAM.

**Parameters**

<i>irqNumber</i>	IRQ number
<i>newHandler</i>	New interrupt handler routine address pointer
<i>oldHandler</i>	Pointer to a location to store current interrupt handler

Definition at line 98 of file interrupt\_manager.c.

14.50.3.8 void INT\_SYS\_SetPriority ( IRQn\_Type *irqNumber*, uint8\_t *priority* )

Set Interrupt Priority.

The function sets the priority of an interrupt.

**Parameters**

<i>irqNumber</i>	Interrupt number.
<i>priority</i>	Priority to set.

Definition at line 236 of file interrupt\_manager.c.

**14.51 Interrupt vector numbers for S32K144**

This module covers interrupt number allocation.

## 14.52 J2602 Specific API

J2602 protocol is LIN 2.0 based. It contains LIN 2.0's modules to support Signal management, network management, scheduler and J2602 status management. The goal of J2602 is to improve the interoperability and interchangeability of LIN devices within a network by resolving those LIN2.0 requirements that are ambiguous, conflicting, or optional. Moreover, J2602 provides additional requirements that are not present in LIN2.0. For example: fault tolerant, operation, network topology, etc. Different to LIN2.1 protocol, J2602 does not support sporadic and event trigger frames in communication.

## 14.53 J2602 Transport Layer specific API

### 14.53.1 Detailed Description

Contains Transport Layer APIs that only used for J2602 protocol.

#### Modules

- [Node configuration](#)

*This group contains APIs that used for node configuration purpose.*

## 14.54 LIN 2.1 Specific API

### 14.54.1 Detailed Description

LIN 2.1 is extended from in LIN 2.0 specification through diagnostic services and few functions were removed as obsolete.

#### 1. LIN 2.1 is compatible with LIN 2.0:

- A LIN 2.1 master node may handle a LIN 2.0 slave node if the master node also contains all functionality of a LIN 2.0 master node, e.g. obsolete functions like Assign frame Id.
- A LIN 2.1 slave node can be used in a cluster with a LIN 2.0 master node if the LIN 2.1 slave node is pre-configured, i.e. the LIN 2.1 slave node has a valid configuration after reset.

#### 2. Changes between LIN 2.0 and LIN 2.1:

- LIN2.1 enhance the capacity of LIN2.0 on event-triggered frame collision handling and diagnostic services supported. Besides, several features are added to fulfill powerful capacity of LIN network such as configuration service, assign frame ID range configuration, etc.

### Functions

- void [lin\\_collision\\_resolve](#) (I\_ifc\_handle iii, I\_u8 pid)  
*Switch to collision resolve table.*
- void [lin\\_update\\_word\\_status\\_lin21](#) (I\_ifc\_handle iii, [lin\\_lld\\_event\\_id\\_t](#) event\_id)  
*Update node status flags.*
- void [lin\\_update\\_err\\_signal](#) (I\_ifc\_handle iii, I\_u8 frm\_id)  
*Update error signal.*
- void [lin\\_make\\_res\\_evnt\\_frame](#) (I\_ifc\_handle iii, I\_u8 pid)  
*This function packs signals associated with event trigger frame into buffer.*
- void [lin\\_update\\_rx\\_evnt\\_frame](#) (I\_ifc\_handle iii, I\_u8 pid)  
*The function updates the receive flags associated with signals/frames in case receive an event trigger frame.*

### 14.54.2 Function Documentation

#### 14.54.2.1 void [lin\\_collision\\_resolve](#) ( I\_ifc\_handle iii, I\_u8 pid )

Switch to collision resolve table.

#### Parameters

in	<i>iii</i>	Interface name
in	<i>pid</i>	PID to process

#### Returns

void

Definition at line 35 of file lin\_lin21\_proto.c.

#### 14.54.2.2 void [lin\\_make\\_res\\_evnt\\_frame](#) ( I\_ifc\_handle iii, I\_u8 pid )

This function packs signals associated with event trigger frame into buffer.

**Parameters**

in	<i>iii</i>	Interface name
in	<i>pid</i>	PID to process

**Returns**

void

Definition at line 223 of file lin\_lin21\_proto.c.

14.54.2.3 void lin\_update\_err\_signal ( I\_ifc\_handle *iii*, I\_u8 *frm\_id* )

Update error signal.

**Parameters**

in	<i>iii</i>	Interface name
in	<i>frm_id</i>	Frame index

**Returns**

void

Definition at line 150 of file lin\_lin21\_proto.c.

14.54.2.4 void lin\_update\_rx\_evt\_frame ( I\_ifc\_handle *iii*, I\_u8 *pid* )

The function updates the receive flags associated with signals/frames in case receive an event trigger frame.

**Parameters**

in	<i>iii</i>	Interface name
in	<i>pid</i>	PID to process

**Returns**

void

Definition at line 186 of file lin\_lin21\_proto.c.

14.54.2.5 void lin\_update\_word\_status\_lin21 ( I\_ifc\_handle *iii*, lin\_lld\_event\_id\_t *event\_id* )

Update node status flags.

**Parameters**

in	<i>iii</i>	Interface name
in	<i>event_id</i>	Event id

**Returns**

void

Definition at line 70 of file lin\_lin21\_proto.c.

## 14.55 LIN Core API

### 14.55.1 Detailed Description

The LIN core API handles initialization, processing and a signal based interaction between the application and the LIN core. Refer to chapter 7, LIN 2.2A specification.

- Core API layer consists of API functions as defined by the LIN2.1/J2602 specifications.
- Enabling the user to utilize the LIN2.1/J2602 communication within the user application.
- Both the static and dynamic modes for calling the API functions are supported.
- The core API layer interacts with the low level layer and can be called by such upper layers as LIN2.1 TL API, LIN TL J2602 or application for diagnostic implementation.

### Modules

- [Common Core API](#).
- [J2602 Specific API](#)
- [LIN 2.1 Specific API](#)

## 14.56 LIN Driver

### 14.56.1 Detailed Description

This section describes the programming interface of the Peripheral driver for LIN.

### 14.56.2 LIN Driver Overview

The LIN (Local Interconnect Network) Driver is an use-case driven High Level Peripheral Driver. The driver is built on HAL drivers and provides users important key features. NXP provides LIN Stack as a middleware software package that is developed on LIN driver. Users also can create their own LIN applications and LIN stack that are compatible with LIN Specification.

In this release package, LIN Driver is built on LPUART interface.

### 14.56.3 LIN Driver Device structures

The driver uses instantiations of the [lin\\_state\\_t](#) to maintain the current state of a particular LIN Hardware instance module driver.

The user is required to provide memory for the driver state structures during the initialization. The driver itself does not statically allocate memory.

### 14.56.4 LIN Driver Initialization

1. To initialize the LIN driver, call the [LIN\\_DRV\\_Init\(\)](#) function and pass the instance number of the relevant LIN hardware interface instance which is LPUART instance in this release.  
For example: to use LPUART0 pass value 0 to the initialization function.

2. Pass a user configuration structure [lin\\_user\\_config\\_t](#) as shown here:

```
/* LIN Driver configuration structure */
typedef struct {
    uint32_t baudRate;
    bool nodeFunction;
    bool autobaudEnable;
    lin_timer_get_time_interval_t timerGetTimeIntervalCallback;
} lin_user_config_t;
```

3. For LIN, typically the user configures the [lin\\_user\\_config\\_t](#) instantiation with a baudrate from 1000bps to 20000bps.  
-E.g. 19200 bps `linUserConfig.baudRate = 19200U`.
4. Node function can be MASTER or SLAVE.  
-E.g. `linUserConfig.nodeFunction = MASTER`
5. If users do not want to use Autobaud feature, then just configure `linUserConfig.autobaudEnable = FALSE`.
6. Users shall assign measurement callback function pointer that is *timerGetTimeIntervalCallback*. This function must return time period between two consecutive calls in nano seconds with accuracy at least 0.1 microsecond and if this function is called for the first time, it will start the timer to measure time. When an event (such as detecting a falling edge of a dominant signal while node is in sleep mode) occurs, LIN driver will call *timerGetTimeIntervalCallback* to start time measurement. Then on rising edge of that signal, LIN driver will call *timerGetTimeIntervalCallback* function to get time interval of that dominant signal in nano seconds. If Autobaud feature is enabled, LIN driver uses *timerGetTimeIntervalCallback* to measure two bit time length between two consecutive falling edges of the sync byte in order to evaluate Master's baudrate. Users can implement this function in their applications. -E.g. `linUserConfig.timerGetTimeIntervalCallback = timerGetTimeIntervalCallback0`; This is a code example to set up a FTM0 for LIN Driver:

```
/* Global variables */
uint16_t timerCounterValue[2] = {0u};
uint16_t timerOverflowInterruptCount = 0u;
```

```

/* Callback function to get time interval in nano seconds */
uint32_t timerGetTimeIntervalCallback0(uint32_t *ns)
{
    timerCounterValue[1] = (uint16_t)(ftmBase->CNT);
    *ns = ((uint32_t)(timerCounterValue[1] + timerOverflowInterruptCount*65536u - timerCounterValue[0]))*10
        00 / TIMER_1US;
    timerOverflowInterruptCount = 0U;
    timerCounterValue[0] = timerCounterValue[1];
    return 0U;
}

```

7. This is a code example to set up a user LIN Driver configuration instantiation:

```

/* Device instance number as LPUART instance*/
#define LIO (0U)

lin_state_t linState;
lin_user_config_t linUserConfig;
/* Set baudrate 19200 bps */
linUserConfig.baudRate = 19200U;
/* Node is MASTER */
linUserConfig.nodeFunction = MASTER;
/* Disable autobaud feature */
linUserConfig.autobaudEnable = FALSE;
/* Callback function to get time interval in nano seconds */
linUserConfig.timerGetTimeIntervalCallback = (lin_timer_get_time_t)
    timerGetTimeIntervalCallback0;

/* Initialize LIN Hardware interface */
LIN_DRV_Init(LIO, (lin_user_config_t *) &linUserConfig, (
    lin_state_t *) &linState);

```

8. The users are required to initialize a timer for LIN.

E.g. a Flex Timer (FTM). FTM instance should be initialized in Output Compare mode with an interrupt(E.g. FTM0\_Ch0\_Ch1\_IRQHandler) period of about 500 us. Users can choose a different interrupt period that is appropriate to their applications. In timer interrupt handler, users shall call LIN\_DRV\_TimeoutService to handle linCurrentState->timeoutCounter while sending or receiving data.

#### 14.56.5 LIN Data Transfers

The driver implements transmit and receive functions to transfer buffers of data by blocking and non-blocking modes.

The blocking transmit and receive functions include [LIN\\_DRV\\_SendFrameDataBlocking\(\)](#) and the [LIN\\_DRV\\_ReceiveFrameDataBlocking\(\)](#) functions.

The non-blocking (async) transmit and receive functions include the [LIN\\_DRV\\_SendFrameData\(\)](#) and the [LIN\\_DRV\\_ReceiveFrameData\(\)](#) functions.

Master nodes can transmit frame headers in non-blocking mode using [LIN\\_DRV\\_MasterSendHeader\(\)](#).

In all these cases, the functions are interrupt-driven.

#### 14.56.6 Autobaud feature

AUTOBAUD is an extensive feature in LIN Driver which allows a slave node to automatically detect baudrate of LIN bus and adapt its original baudrate to bus value. Auto Baud is applied when the baudrate of the incoming data is unknown. Currently autobaud feature is supported to detect LIN bus baudrates 2400, 4800, 9600, 14400, 19200 bps.

1. If autobaud feature is enabled, at LIN driver initialization slave's baudrate is set to 19200bps. The application should use a timer interrupt in input capture mode of both rising and falling edges(E.g FTM), call [LIN\\_DRV\\_AutoBaudCapture\(uint32\\_t instance\)](#) function to calculate and set Slave's baudrate like Master's baudrate. When receiving a frame header, the slave detect LIN bus's baudrate based on the synchronization byte and adapts its baudrate accordingly. On changing baudrate, the slave set current event ID to LIN\_BAUDRATE\_ADJUSTED and call the callback function. In that callback function users might change the frame data count timeout. Users can look at CallbackHandler() in [lin.c](#) of lin middleware for a reference.

Note: Lin driver should be initiated before initiating a timer interrupt( E.g FTM).

2. Baudrate evaluation process is executed until autobaud successfully. During run-time if LIN bus's baudrate is changed suddenly to a value other than the slave's current baudrate, users shall reset MCU to execute baudrate evaluation process.

### Data Structures

- struct [lin\\_user\\_config\\_t](#)  
*LIN hardware configuration structure Implements : [lin\\_user\\_config\\_t\\_Class](#). [More...](#)*
- struct [lin\\_state\\_t](#)  
*Runtime state of the LIN driver. [More...](#)*

### Macros

- #define [SLAVE](#) 0U
- #define [MASTER](#) 1U
- #define [MAKE\\_PARITY](#) 0U
- #define [CHECK\\_PARITY](#) 1U

### Typedefs

- typedef uint32\_t(\* [lin\\_timer\\_get\\_time\\_interval\\_t](#)) (uint32\_t \*nanoSeconds)  
*Callback function to get time interval in nanoseconds Implements : [lin\\_timer\\_get\\_time\\_interval\\_t\\_Class](#).*
- typedef void(\* [lin\\_callback\\_t](#)) (uint32\_t instance, void \*linState)  
*LIN Driver callback function type Implements : [lin\\_callback\\_t\\_Class](#).*

### Enumerations

- enum [lin\\_event\\_id\\_t](#) {  
[LIN\\_NO\\_EVENT](#) = 0x00U, [LIN\\_WAKEUP\\_SIGNAL](#) = 0x01U, [LIN\\_BAUDRATE\\_ADJUSTED](#) = 0x02U, [LIN\\_RECV\\_BREAK\\_FIELD\\_OK](#) = 0x03U,  
[LIN\\_SYNC\\_OK](#) = 0x04U, [LIN\\_SYNC\\_ERROR](#) = 0x05U, [LIN\\_PID\\_OK](#) = 0x06U, [LIN\\_PID\\_ERROR](#) = 0x07U,  
[LIN\\_FRAME\\_ERROR](#) = 0x08U, [LIN\\_READBACK\\_ERROR](#) = 0x09U, [LIN\\_CHECKSUM\\_ERROR](#) = 0x0AU,  
[LIN\\_TX\\_COMPLETED](#) = 0x0BU,  
[LIN\\_RX\\_COMPLETED](#) = 0x0CU }  
*Defines types for an enumerating event related to an Identifier. Implements : [lin\\_event\\_id\\_t\\_Class](#).*
- enum [lin\\_node\\_state\\_t](#) {  
[LIN\\_NODE\\_STATE\\_UNINIT](#) = 0x00U, [LIN\\_NODE\\_STATE\\_SLEEP\\_MODE](#) = 0x01U, [LIN\\_NODE\\_STATE\\_IDLE](#) = 0x02U, [LIN\\_NODE\\_STATE\\_SEND\\_BREAK\\_FIELD](#) = 0x03U,  
[LIN\\_NODE\\_STATE\\_RECV\\_SYNC](#) = 0x04U, [LIN\\_NODE\\_STATE\\_SEND\\_PID](#) = 0x05U, [LIN\\_NODE\\_STATE\\_RECV\\_PID](#) = 0x06U, [LIN\\_NODE\\_STATE\\_RECV\\_DATA](#) = 0x07U,  
[LIN\\_NODE\\_STATE\\_RECV\\_DATA\\_COMPLETED](#) = 0x08U, [LIN\\_NODE\\_STATE\\_SEND\\_DATA](#) = 0x09U, [LIN\\_NODE\\_STATE\\_SEND\\_DATA\\_COMPLETED](#) = 0x0AU }  
*Define type for an enumerating LIN Node state. Implements : [lin\\_node\\_state\\_t\\_Class](#).*

### LIN DRIVER

- status\_t [LIN\\_DRV\\_Init](#) (uint32\_t instance, [lin\\_user\\_config\\_t](#) \*linUserConfig, [lin\\_state\\_t](#) \*linCurrentState)  
*Initializes an instance LIN Hardware Interface for LIN Network.*
- status\_t [LIN\\_DRV\\_Deinit](#) (uint32\_t instance)  
*Shuts down the LIN Hardware Interface by disabling interrupts and transmitter/receiver.*
- [lin\\_callback\\_t](#) [LIN\\_DRV\\_InstallCallback](#) (uint32\_t instance, [lin\\_callback\\_t](#) function)

Installs callback function that is used for LIN\_DRV\_IRQHandler.

- status\_t [LIN\\_DRV\\_SendFrameDataBlocking](#) (uint32\_t instance, const uint8\_t \*txBuff, uint8\_t txSize, uint32\_t timeoutMSec)
 

*Sends Frame data out through the LIN Hardware Interface using blocking method. This function will calculate the checksum byte and send it with the frame data. Blocking means that the function does not return until the transmission is complete. This function checks if txSize is in range from 1 to 8. If not, it will return STATUS\_ERROR. This function also returns STATUS\_ERROR if node's current state is in SLEEP mode. This function checks if the isBusBusy is false, if not it will return LIN\_BUS\_BUSY. The function does not return until the transmission is complete. If the transmission is successful, it will return STATUS\_SUCCESS. If not, it will return STATUS\_TIMEOUT.*
- status\_t [LIN\\_DRV\\_SendFrameData](#) (uint32\_t instance, const uint8\_t \*txBuff, uint8\_t txSize)
 

*Sends frame data out through the LIN Hardware Interface using non-blocking method. This enables an a-sync method for transmitting data. Non-blocking means that the function returns immediately. The application has to get the transmit status to know when the transmit is complete. This function will calculate the checksum byte and send it with the frame data. The function will return immediately after calling this function. If txSize is equal to 0 or greater than 8 or node's current state is in SLEEP mode then the function will return STATUS\_ERROR. If isBusBusy is currently true then the function will return LIN\_BUS\_BUSY.*
- status\_t [LIN\\_DRV\\_GetTransmitStatus](#) (uint32\_t instance, uint8\_t \*bytesRemaining)
 

*Get status of an on-going non-blocking transmission While sending frame data using non-blocking method, users can use this function to get status of that transmission. The bytesRemaining shows number of bytes that still needed to transmit.*
- status\_t [LIN\\_DRV\\_ReceiveFrameDataBlocking](#) (uint32\_t instance, uint8\_t \*rxBuff, uint8\_t rxSize, uint32\_t timeoutMSec)
 

*Receives frame data through the LIN Hardware Interface using blocking method. This function receives data from LPUART module using blocking method, the function does not return until the receive is complete. The interrupt handler LIN\_LPUART\_DRV\_IRQHandler will check the checksum byte. If the checksum is correct, it will receive the frame data. If the checksum is incorrect, this function will return STATUS\_TIMEOUT and data in rxBuff might be wrong. This function also check if rxSize is in range from 1 to 8. If not, it will return STATUS\_ERROR. This function also returns STATUS\_ERROR if node's current state is in SLEEP mode. This function checks if the isBusBusy is false, if not it will return LIN\_BUS\_BUSY.*
- status\_t [LIN\\_DRV\\_ReceiveFrameData](#) (uint32\_t instance, uint8\_t \*rxBuff, uint8\_t rxSize)
 

*Receives frame data through the LIN Hardware Interface using non-blocking method. This function will check the checksum byte. If the checksum is correct, it will receive it with the frame data. Non-blocking means that the function returns immediately. The application has to get the receive status to know when the reception is complete. The interrupt handler LIN\_LPUART\_DRV\_IRQHandler will check the checksum byte. If the checksum is correct, it will receive the frame data. If the checksum is incorrect, this function will return STATUS\_TIMEOUT and data in rxBuff might be wrong. This function also check if rxSize is in range from 1 to 8. If not, it will return STATUS\_ERROR. This function also returns STATUS\_ERROR if node's current state is in SLEEP mode. This function checks if the isBusBusy is false, if not it will return LIN\_BUS\_BUSY.*
- status\_t [LIN\\_DRV\\_AbortTransferData](#) (uint32\_t instance)
 

*Aborts an on-going non-blocking transmission/reception. While performing a non-blocking transferring data, users can call this function to terminate immediately the transferring.*
- status\_t [LIN\\_DRV\\_GetReceiveStatus](#) (uint32\_t instance, uint8\_t \*bytesRemaining)
 

*Get status of an on-going non-blocking reception. This function returns whether the data reception is complete. When performing non-blocking transmit, the user can call this function to ascertain the state of the current receive progress: in progress (STATUS\_BUSY) or timeout (STATUS\_TIMEOUT) or complete (STATUS\_SUCCESS). In addition, if the reception is still in progress, the user can obtain the number of bytes that still needed to receive.*
- status\_t [LIN\\_DRV\\_GoToSleepMode](#) (uint32\_t instance)
 

*Puts current LIN node to sleep mode This function changes current node state to LIN\_NODE\_STATE\_SLEEP\_MODE.*
- status\_t [LIN\\_DRV\\_GotIdleState](#) (uint32\_t instance)
 

*Puts current LIN node to Idle state This function changes current node state to LIN\_NODE\_STATE\_IDLE.*
- status\_t [LIN\\_DRV\\_SendWakeupSignal](#) (uint32\_t instance)
 

*Sends a wakeup signal through the LIN Hardware Interface.*
- [lin\\_node\\_state\\_t LIN\\_DRV\\_GetCurrentNodeState](#) (uint32\_t instance)
 

*Get the current LIN node state.*
- void [LIN\\_DRV\\_TimeoutService](#) (uint32\_t instance)

Callback function for Timer Interrupt Handler Users may use (optional, not required) `LIN_DRV_TimeoutService` to check if timeout has occurred during non-blocking frame data transmission and reception. User may initialize a timer (for example FTM) in Output Compare Mode with period of 500 micro seconds (recommended). In timer IRQ handler, call this function.

- void `LIN_DRV_SetTimeoutCounter` (uint32\_t instance, uint32\_t timeoutValue)  
Set Value for Timeout Counter that is used in `LIN_DRV_TimeoutService`.
- status\_t `LIN_DRV_MasterSendHeader` (uint32\_t instance, uint8\_t id)  
Sends frame header out through the LIN Hardware Interface using a non-blocking method. This function sends LIN Break field, sync field then the ID with correct parity. This function checks if the interface is Master, if not, it will return `STATUS_ERROR`. This function checks if id is in range from 0 to 0x3F, if not it will return `STATUS_ERROR`.
- status\_t `LIN_DRV_EnableIRQ` (uint32\_t instance)  
Enables LIN hardware interrupts.
- status\_t `LIN_DRV_DisableIRQ` (uint32\_t instance)  
Disables LIN hardware interrupts.
- void `LIN_DRV_IRQHandler` (uint32\_t instance)  
Interrupt handler for LIN Hardware Interface.
- uint8\_t `LIN_DRV_ProcessParity` (uint8\_t PID, uint8\_t typeAction)  
Makes or checks parity bits. If action is checking parity, the function returns ID value if parity bits are correct or 0xFF if parity bits are incorrect. If action is making parity bits, then from input value of ID, the function returns PID. This is not a public API as it is called by other API functions.
- uint8\_t `LIN_DRV_MakeChecksumByte` (const uint8\_t \*buffer, uint8\_t sizeBuffer, uint8\_t PID)  
Makes the checksum byte for a frame.
- status\_t `LIN_DRV_AutoBaudCapture` (uint32\_t instance)  
Captures time interval to capture baudrate automatically when enable autobaud feature. This function should only be used in Slave. The timer should be in input capture mode of both rising and falling edges. The timer input capture pin should be externally connected to RXD pin.

## 14.56.7 Data Structure Documentation

### 14.56.7.1 struct lin\_user\_config\_t

LIN hardware configuration structure Implements : `lin_user_config_t_Class`.

Definition at line 66 of file `lin_driver.h`.

#### Data Fields

- uint32\_t `baudRate`
- bool `nodeFunction`
- bool `autobaudEnable`
- `lin_timer_get_time_interval_t` `timerGetTimeIntervalCallback`

#### Field Documentation

##### 14.56.7.1.1 bool autobaudEnable

Enable Autobaud feature

Definition at line 69 of file `lin_driver.h`.

##### 14.56.7.1.2 uint32\_t baudRate

baudrate of LIN Hardware Interface to configure

Definition at line 67 of file `lin_driver.h`.

**14.56.7.1.3 bool nodeFunction**

Node function as Master or Slave

Definition at line 68 of file lin\_driver.h.

**14.56.7.1.4 lin\_timer\_get\_time\_interval\_t timerGetTimeIntervalCallback**

Callback function to get time interval in nanoseconds

Definition at line 70 of file lin\_driver.h.

**14.56.7.2 struct lin\_state\_t**

Runtime state of the LIN driver.

Note that the caller provides memory for the driver state structures during initialization because the driver does not statically allocate memory. Implements : lin\_state\_t\_Class

Definition at line 124 of file lin\_driver.h.

**Data Fields**

- const uint8\_t \* txBuff
- uint8\_t \* rxBuff
- uint8\_t cntByte
- volatile uint8\_t txSize
- volatile uint8\_t rxSize
- uint8\_t checksum
- volatile bool isTxBusy
- volatile bool isRxBusy
- volatile bool isBusBusy
- volatile bool isTxBlocking
- volatile bool isRxBlocking
- lin\_callback\_t Callback
- uint8\_t currentId
- uint8\_t currentPid
- volatile lin\_event\_id\_t currentEventId
- volatile lin\_node\_state\_t currentNodeState
- volatile uint32\_t timeoutCounter
- volatile bool timeoutCounterFlag
- volatile bool baudrateEvalEnable
- volatile uint8\_t fallingEdgeInterruptCount
- uint32\_t linSourceClockFreq
- semaphore\_t txCompleted
- semaphore\_t rxCompleted

**Field Documentation****14.56.7.2.1 volatile bool baudrateEvalEnable**

Baudrate Evaluation Process Enable

Definition at line 143 of file lin\_driver.h.

**14.56.7.2.2 lin\_callback\_t Callback**

Callback function to invoke after receiving a byte or transmitting a byte.

Definition at line 136 of file lin\_driver.h.

**14.56.7.2.3 uint8\_t checksum**

Checksum byte.

Definition at line 130 of file lin\_driver.h.

**14.56.7.2.4 uint8\_t cntByte**

To count number of bytes already transmitted or received.

Definition at line 127 of file lin\_driver.h.

**14.56.7.2.5 volatile lin\_event\_id\_t currentEventId**

Current ID Event

Definition at line 139 of file lin\_driver.h.

**14.56.7.2.6 uint8\_t currentId**

Current ID

Definition at line 137 of file lin\_driver.h.

**14.56.7.2.7 volatile lin\_node\_state\_t currentNodeState**

Current Node state

Definition at line 140 of file lin\_driver.h.

**14.56.7.2.8 uint8\_t currentPid**

Current PID

Definition at line 138 of file lin\_driver.h.

**14.56.7.2.9 volatile uint8\_t fallingEdgeInterruptCount**

Falling Edge count of a sync byte

Definition at line 144 of file lin\_driver.h.

**14.56.7.2.10 volatile bool isBusBusy**

True if there are data, frame headers being transferred on bus

Definition at line 133 of file lin\_driver.h.

**14.56.7.2.11 volatile bool isRxBlocking**

True if receive is blocking transaction.

Definition at line 135 of file lin\_driver.h.

**14.56.7.2.12 volatile bool isRxBusy**

True if the LIN interface is receiving frame data.

Definition at line 132 of file lin\_driver.h.

**14.56.7.2.13 volatile bool isTxBlocking**

True if transmit is blocking transaction.

Definition at line 134 of file lin\_driver.h.

**14.56.7.2.14 volatile bool isTxBusy**

True if the LIN interface is transmitting frame data.

Definition at line 131 of file lin\_driver.h.

**14.56.7.2.15 uint32\_t linSourceClockFreq**

Frequency of the source clock for LIN

Definition at line 145 of file lin\_driver.h.

**14.56.7.2.16 uint8\_t\* rxBuff**

The buffer of received data.

Definition at line 126 of file lin\_driver.h.

**14.56.7.2.17 semaphore\_t rxCompleted**

Used to wait for LIN interface ISR to complete reception

Definition at line 147 of file lin\_driver.h.

**14.56.7.2.18 volatile uint8\_t rxSize**

The remaining number of bytes to be received.

Definition at line 129 of file lin\_driver.h.

**14.56.7.2.19 volatile uint32\_t timeoutCounter**

Value of the timeout counter

Definition at line 141 of file lin\_driver.h.

**14.56.7.2.20 volatile bool timeoutCounterFlag**

Timeout counter flag

Definition at line 142 of file lin\_driver.h.

**14.56.7.2.21 const uint8\_t\* txBuff**

The buffer of data being sent.

Definition at line 125 of file lin\_driver.h.

**14.56.7.2.22 semaphore\_t txCompleted**

Used to wait for LIN interface ISR to complete transmission.

Definition at line 146 of file lin\_driver.h.

**14.56.7.2.23 volatile uint8\_t txSize**

The remaining number of bytes to be transmitted.

Definition at line 128 of file lin\_driver.h.

**14.56.8 Macro Definition Documentation****14.56.8.1 #define CHECK\_PARITY 1U**

Definition at line 53 of file lin\_driver.h.

14.56.8.2 `#define MAKE_PARITY 0U`

Definition at line 52 of file `lin_driver.h`.

14.56.8.3 `#define MASTER 1U`

Definition at line 51 of file `lin_driver.h`.

14.56.8.4 `#define SLAVE 0U`

Definition at line 50 of file `lin_driver.h`.

## 14.56.9 Typedef Documentation

14.56.9.1 `typedef void(* lin_callback_t)(uint32_t instance, void *linState)`

LIN Driver callback function type Implements : `lin_callback_t_Class`.

Definition at line 115 of file `lin_driver.h`.

14.56.9.2 `typedef uint32_t(* lin_timer_get_time_interval_t)(uint32_t *nanoSeconds)`

Callback function to get time interval in nanoseconds Implements : `lin_timer_get_time_interval_t_Class`.

Definition at line 60 of file `lin_driver.h`.

## 14.56.10 Enumeration Type Documentation

14.56.10.1 `enum lin_event_id_t`

Defines types for an enumerating event related to an Identifier. Implements : `lin_event_id_t_Class`.

## Enumerator

- `LIN_NO_EVENT`** No event yet
- `LIN_WAKEUP_SIGNAL`** Received a wakeup signal
- `LIN_BAUDRATE_ADJUSTED`** Indicate that baudrate was adjusted to Master's baudrate
- `LIN_RECV_BREAK_FIELD_OK`** Indicate that correct Break Field was received
- `LIN_SYNC_OK`** Sync byte is correct
- `LIN_SYNC_ERROR`** Sync byte is incorrect
- `LIN_PID_OK`** PID correct
- `LIN_PID_ERROR`** PID incorrect
- `LIN_FRAME_ERROR`** Framing Error
- `LIN_READBACK_ERROR`** Readback data is incorrect
- `LIN_CHECKSUM_ERROR`** Checksum byte is incorrect
- `LIN_TX_COMPLETED`** Sending data completed
- `LIN_RX_COMPLETED`** Receiving data completed

Definition at line 77 of file `lin_driver.h`.

14.56.10.2 `enum lin_node_state_t`

Define type for an enumerating LIN Node state. Implements : `lin_node_state_t_Class`.

## Enumerator

- `LIN_NODE_STATE_UNINIT`** Uninitialized state

**LIN\_NODE\_STATE\_SLEEP\_MODE** Sleep mode state  
**LIN\_NODE\_STATE\_IDLE** Idle state  
**LIN\_NODE\_STATE\_SEND\_BREAK\_FIELD** Send break field state  
**LIN\_NODE\_STATE\_RECV\_SYNC** Receive the synchronization byte state  
**LIN\_NODE\_STATE\_SEND\_PID** Send PID state  
**LIN\_NODE\_STATE\_RECV\_PID** Receive PID state  
**LIN\_NODE\_STATE\_RECV\_DATA** Receive data state  
**LIN\_NODE\_STATE\_RECV\_DATA\_COMPLETED** Receive data completed state  
**LIN\_NODE\_STATE\_SEND\_DATA** Send data state  
**LIN\_NODE\_STATE\_SEND\_DATA\_COMPLETED** Send data completed state

Definition at line 97 of file lin\_driver.h.

#### 14.56.11 Function Documentation

##### 14.56.11.1 `status_t LIN_DRV_AbortTransferData ( uint32_t instance )`

Aborts an on-going non-blocking transmission/reception. While performing a non-blocking transferring data, users can call this function to terminate immediately the transferring.

##### Parameters

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

##### Returns

An error code or `status_t`

Definition at line 257 of file lin\_driver.c.

##### 14.56.11.2 `status_t LIN_DRV_AutoBaudCapture ( uint32_t instance )`

Captures time interval to capture baudrate automatically when enable autobaud feature. This function should only be used in Slave. The timer should be in input capture mode of both rising and falling edges. The timer input capture pin should be externally connected to RXD pin.

##### Parameters

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

##### Returns

operation status

- `STATUS_SUCCESS`: Operation was successful.
- `STATUS_BUSY`: Operation is running.
- `STATUS_ERROR`: Operation failed due to break char incorrect, wakeup signal incorrect or calculate baudrate failed.

Definition at line 484 of file lin\_driver.c.

##### 14.56.11.3 `status_t LIN_DRV_Deinit ( uint32_t instance )`

Shuts down the LIN Hardware Interface by disabling interrupts and transmitter/receiver.

## Parameters

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

## Returns

An error code or status\_t

Definition at line 83 of file lin\_driver.c.

## 14.56.11.4 status\_t LIN\_DRV\_DisableIRQ ( uint32\_t instance )

Disables LIN hardware interrupts.

## Parameters

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

## Returns

An error code or status\_t

Definition at line 446 of file lin\_driver.c.

## 14.56.11.5 status\_t LIN\_DRV\_EnableIRQ ( uint32\_t instance )

Enables LIN hardware interrupts.

## Parameters

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

## Returns

An error code or status\_t

Definition at line 428 of file lin\_driver.c.

## 14.56.11.6 lin\_node\_state\_t LIN\_DRV\_GetCurrentNodeState ( uint32\_t instance )

Get the current LIN node state.

## Parameters

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

## Returns

current LIN node state

Definition at line 354 of file lin\_driver.c.

## 14.56.11.7 status\_t LIN\_DRV\_GetReceiveStatus ( uint32\_t instance, uint8\_t \* bytesRemaining )

Get status of an on-going non-blocking reception. This function returns whether the data reception is complete. When performing non-blocking transmit, the user can call this function to ascertain the state of the current receive progress: in progress (STATUS\_BUSY) or timeout (STATUS\_TIMEOUT) or complete (STATUS\_SUCCESS). In addition, if the reception is still in progress, the user can obtain the number of bytes that still needed to receive.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
<i>bytesRemaining</i>	Number of bytes still needed to receive

**Returns**

status\_t STATUS\_BUSY, STATUS\_TIMEOUT or STATUS\_SUCCESS

Definition at line 280 of file lin\_driver.c.

#### 14.56.11.8 status\_t LIN\_DRV\_GetTransmitStatus ( uint32\_t instance, uint8\_t \* bytesRemaining )

Get status of an on-going non-blocking transmission While sending frame data using non-blocking method, users can use this function to get status of that transmission. The bytesRemaining shows number of bytes that still needed to transmit.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
<i>bytesRemaining</i>	Number of bytes still needed to transmit

**Returns**

status\_t STATUS\_BUSY if the transmission is still in progress. STATUS\_TIMEOUT if timeout occurred and transmission was not completed. STATUS\_SUCCESS if the transmission was successful.

Definition at line 178 of file lin\_driver.c.

#### 14.56.11.9 status\_t LIN\_DRV\_GotIdleState ( uint32\_t instance )

Puts current LIN node to Idle state This function changes current node state to LIN\_NODE\_STATE\_IDLE.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

**Returns**

An error code or status\_t

Definition at line 318 of file lin\_driver.c.

#### 14.56.11.10 status\_t LIN\_DRV\_GoToSleepMode ( uint32\_t instance )

Puts current LIN node to sleep mode This function changes current node state to LIN\_NODE\_STATE\_SLEEP\_MODE.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

**Returns**

An error code or status\_t

Definition at line 300 of file lin\_driver.c.

#### 14.56.11.11 status\_t LIN\_DRV\_Init ( uint32\_t instance, lin\_user\_config\_t \* linUserConfig, lin\_state\_t \* linCurrentState )

Initializes an instance LIN Hardware Interface for LIN Network.

The caller provides memory for the driver state structures during initialization. The user must select the LIN Hardware Interface clock source in the application to initialize the LIN Hardware Interface.

## Parameters

<i>instance</i>	LIN Hardware Interface instance number
<i>linUserConfig</i>	user configuration structure of type <a href="#">lin_user_config_t</a>
<i>linCurrentState</i>	pointer to the LIN Hardware Interface driver state structure

## Returns

An error code or `status_t`

Definition at line 62 of file `lin_driver.c`.

#### 14.56.11.12 `lin_callback_t` LIN\_DRV\_InstallCallback ( `uint32_t instance`, `lin_callback_t function` )

Installs callback function that is used for `LIN_DRV_IRQHandler`.

## Note

After a callback is installed, it bypasses part of the LIN Hardware Interface `IRQHandler` logic. Therefore, the callback needs to handle the indexes of `txBuff` and `txSize`.

## Parameters

<i>instance</i>	LIN Hardware Interface instance number.
<i>function</i>	the LIN receive callback function.

## Returns

Former LIN callback function pointer.

Definition at line 102 of file `lin_driver.c`.

#### 14.56.11.13 `void` LIN\_DRV\_IRQHandler ( `uint32_t instance` )

Interrupt handler for LIN Hardware Interface.

## Parameters

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

## Returns

`void`

Definition at line 466 of file `lin_driver.c`.

#### 14.56.11.14 `uint8_t` LIN\_DRV\_MakeChecksumByte ( `const uint8_t * buffer`, `uint8_t sizeBuffer`, `uint8_t PID` )

Makes the checksum byte for a frame.

## Parameters

<i>buffer</i>	Pointer to Tx buffer
<i>sizeBuffer</i>	Number of bytes that are contained in the buffer.
<i>PID</i>	Protected Identifier byte.

## Returns

the checksum byte.

Definition at line 102 of file `lin_common.c`.

#### 14.56.11.15 `status_t LIN_DRV_MasterSendHeader ( uint32_t instance, uint8_t id )`

Sends frame header out through the LIN Hardware Interface using a non-blocking method. This function sends LIN Break field, sync field then the ID with correct parity. This function checks if the interface is Master, if not, it will return STATUS\_ERROR. This function checks if id is in range from 0 to 0x3F, if not it will return STATUS\_ERROR.

##### Parameters

<i>instance</i>	LIN Hardware Interface instance number
<i>id</i>	Frame Identifier

##### Returns

An error code or status\_t

Definition at line 409 of file lin\_driver.c.

#### 14.56.11.16 `uint8_t LIN_DRV_ProcessParity ( uint8_t PID, uint8_t typeAction )`

Makes or checks parity bits. If action is checking parity, the function returns ID value if parity bits are correct or 0xFF if parity bits are incorrect. If action is making parity bits, then from input value of ID, the function returns PID. This is not a public API as it is called by other API functions.

##### Parameters

<i>PID</i>	PID byte in case of checking parity bits or ID byte in case of making parity bits.
<i>typeAction</i>	1 for Checking parity bits, 0 for making parity bits

##### Returns

0xFF if parity bits are incorrect, ID in case of checking parity bits and they are correct. Function returns PID in case of making parity bits.

Definition at line 58 of file lin\_common.c.

#### 14.56.11.17 `status_t LIN_DRV_ReceiveFrameData ( uint32_t instance, uint8_t * rxBuff, uint8_t rxSize )`

Receives frame data through the LIN Hardware Interface using non-blocking method. This function will check the checksum byte. If the checksum is correct, it will receive it with the frame data. Non-blocking means that the function returns immediately. The application has to get the receive status to know when the reception is complete. The interrupt handler LIN\_LPUART\_DRV\_IRQHandler will check the checksum byte. If the checksum is correct, it will receive the frame data. If the checksum is incorrect, this function will return STATUS\_TIMEOUT and data in rxBuff might be wrong. This function also check if rxSize is in range from 1 to 8. If not, it will return STATUS\_ERROR. This function also returns STATUS\_ERROR if node's current state is in SLEEP mode. This function checks if the isBusBusy is false, if not it will return LIN\_BUS\_BUSY.

##### Note

If users use LIN\_DRV\_TimeoutService in a timer interrupt handler, then before using this function, users have to set timeout counter to an appropriate value by using LIN\_DRV\_SetTimeoutCounter(instance, timeout↵ Value). The timeout value should be big enough to complete the reception. Timeout in real time is (timeout↵ Value) \* (time period that LIN\_DRV\_TimeoutService is called). For example, if LIN\_DRV\_TimeoutService is called in a timer interrupt with period of 500 micro seconds, then timeout in real time is timeoutValue \* 500 micro seconds.

##### Parameters

<i>instance</i>	LIN Hardware Interface instance number
<i>rxBuff</i>	buffer containing 8-bit received data
<i>rxSize</i>	the number of bytes to receive

**Returns**

An error code or `status_t`

Definition at line 235 of file `lin_driver.c`.

**14.56.11.18** `status_t LIN_DRV_ReceiveFrameDataBlocking ( uint32_t instance, uint8_t * rxBuff, uint8_t rxSize, uint32_t timeoutMSec )`

Receives frame data through the LIN Hardware Interface using blocking method. This function receives data from LPUART module using blocking method, the function does not return until the receive is complete. The interrupt handler `LIN_LPUART_DRV_IRQHandler` will check the checksum byte. If the checksum is correct, it will receive the frame data. If the checksum is incorrect, this function will return `STATUS_TIMEOUT` and data in `rxBuff` might be wrong. This function also check if `rxSize` is in range from 1 to 8. If not, it will return `STATUS_ERROR`. This function also returns `STATUS_ERROR` if node's current state is in SLEEP mode. This function checks if the `isBusBusy` is false, if not it will return `LIN_BUS_BUSY`.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
<i>rxBuff</i>	buffer containing 8-bit received data
<i>rxSize</i>	the number of bytes to receive
<i>timeoutMSec</i>	timeout value in milliseconds

**Returns**

An error code or `status_t`

Definition at line 205 of file `lin_driver.c`.

**14.56.11.19** `status_t LIN_DRV_SendFrameData ( uint32_t instance, const uint8_t * txBuff, uint8_t txSize )`

Sends frame data out through the LIN Hardware Interface using non-blocking method. This enables an a-sync method for transmitting data. Non-blocking means that the function returns immediately. The application has to get the transmit status to know when the transmit is complete. This function will calculate the checksum byte and send it with the frame data. The function will return immediately after calling this function. If `txSize` is equal to 0 or greater than 8 or node's current state is in SLEEP mode then the function will return `STATUS_ERROR`. If `isBusBusy` is currently true then the function will return `LIN_BUS_BUSY`.

**Note**

If users use `LIN_DRV_TimeoutService` in a timer interrupt handler, then before using this function, users have to set timeout counter to an appropriate value by using `LIN_DRV_SetTimeoutCounter(instance, timeout↵Value)`. The timeout value should be big enough to complete the transmission. Timeout in real time is  $(\text{timeoutValue}) * (\text{time period that LIN\_DRV\_TimeoutService is called})$ . For example, if `LIN_DRV_Timeout↵Service` is called in an timer interrupt with period of 500 micro seconds, then timeout in real time is  $\text{timeout↵Value} * 500 \text{ micro seconds}$ .

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

<i>txBuff</i>	source buffer containing 8-bit data chars to send
<i>txSize</i>	the number of bytes to send

**Returns**

An error code or status\_t STATUS\_BUSY if the bus is currently busy, transmission cannot be started. STATUS\_SUCCESS if the transmission was completed.

Definition at line 153 of file lin\_driver.c.

14.56.11.20 status\_t LIN\_DRV\_SendFrameDataBlocking ( uint32\_t *instance*, const uint8\_t \* *txBuff*, uint8\_t *txSize*, uint32\_t *timeoutMSec* )

Sends Frame data out through the LIN Hardware Interface using blocking method. This function will calculate the checksum byte and send it with the frame data. Blocking means that the function does not return until the transmission is complete. This function checks if txSize is in range from 1 to 8. If not, it will return STATUS\_ERROR. This function also returns STATUS\_ERROR if node's current state is in SLEEP mode. This function checks if the isBusBusy is false, if not it will return LIN\_BUS\_BUSY. The function does not return until the transmission is complete. If the transmission is successful, it will return STATUS\_SUCCESS. If not, it will return STATUS\_TIMEOUT.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
<i>txBuff</i>	source buffer containing 8-bit data chars to send
<i>txSize</i>	the number of bytes to send
<i>timeoutMSec</i>	timeout value in milliseconds

**Returns**

An error code or status\_t STATUS\_BUSY if the bus is currently busy, transmission cannot be started. STATUS\_TIMEOUT if timeout occurred and transmission was not completed. STATUS\_SUCCESS if the transmission was completed.

Definition at line 128 of file lin\_driver.c.

14.56.11.21 status\_t LIN\_DRV\_SendWakeupSignal ( uint32\_t *instance* )

Sends a wakeup signal through the LIN Hardware Interface.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

**Returns**

An error code or status\_t

Definition at line 336 of file lin\_driver.c.

14.56.11.22 void LIN\_DRV\_SetTimeoutCounter ( uint32\_t *instance*, uint32\_t *timeoutValue* )

Set Value for Timeout Counter that is used in LIN\_DRV\_TimeoutService.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

<i>timeoutValue</i>	Timeout Value to be set
---------------------	-------------------------

**Returns**

void

Definition at line 389 of file lin\_driver.c.

**14.56.11.23 void LIN\_DRV\_TimeoutService ( uint32\_t *instance* )**

Callback function for Timer Interrupt Handler Users may use (optional, not required) LIN\_DRV\_TimeoutService to check if timeout has occurred during non-blocking frame data transmission and reception. User may initialize a timer (for example FTM) in Output Compare Mode with period of 500 micro seconds (recommended). In timer IRQ handler, call this function.

**Parameters**

<i>instance</i>	LIN Hardware Interface instance number
-----------------	--

**Returns**

void

Definition at line 374 of file lin\_driver.c.

## 14.57 LIN Stack

### 14.57.1 Detailed Description

This section covers the functionality of the LIN Stack middleware layer in S32 SDK.

#### Introduction

##### LIN Stack Package Components

LIN Stack is a Middleware package that supports the LIN 2.1 and above, [LIN2.1](#) and [J2602](#) specifications. In LIN Stack, LIN 2.1 covers all LIN 2.1, LIN 2.2 and LIN 2.2A specifications, as the changes following LIN 2.1 are only spelling corrections and clarifications.

- 1. **LIN Stack:**

The layered architecture of the LIN Stack is shown on [Figure 1](#). Such architecture aims maximum reusability of common code base for [LIN2.1](#) and [J2602](#) specifications for S32 Freescale automotive MCU portfolio.

The core API layer of [LIN2.1/J2602](#) handles initialization, processing and signal based interaction between applications and LIN Core.

The [LIN2.1](#) TL (Transport Layer) provides methods for diagnostic services.

The low level layer offers methods for handling signal transmission between user applications and hardware such as interface initialization and deinitialization, frame header sending, response receiving, etc. The low level layer is built on top of [LIN Driver](#) which is built on top of LPUART HAL layer in the current release.

*Figure 1. LIN Stack Architecture diagram*

- 2. **Node Configuration Tool:**

To generate configuration files, users can use the Node Configuration Tool that is LIN Stack PE↔X component which allows to parse existed LDF files and reflect their contents to LIN Stack component GUI, to create new LDF files, to configure LIN cluster definitions and Node definitions. Using LIN Stack PEX component, users can easily generate the node configuration files (`lin_cfg.h` and `lin_cfg.c`) that are needed for LIN Stack to work properly.

[Figure 2](#). Shows the diagram of configuration data flow.

*Figure 2. Configuration data*

The LDF files describe complete LIN cluster definition including Master/slave mode definition, signals, frames, schedules, timing, etc.

#### Modules

- [Diagnostic services](#)

*Diagnostic services defines methods to implement diagnostic data transfer between a master node connected with a diagnostic tester and the slave nodes.*

- [LIN Core API](#)

*The LIN core API handles initialization, processing and a signal based interaction between the application and the LIN core. Refer to chapter 7, LIN 2.2A specification.*

- [Low level API](#)

*Low level layer consists of functions that call LIN driver API.*

- [Transport layer API](#)

*Transport layer stands between the application layer and the core API layer.*

## 14.58 LPI2C Driver

### 14.58.1 Detailed Description

Low Power Inter-Integrated Circuit (LPI2C) Peripheral Driver.

Low Power Inter-Integrated Circuit Driver.

The LPI2C driver allows communication on an I2C bus using the LPI2C module in the S32144K processor.

#### Features

- Interrupt based
- Master or slave operation
- Provides blocking and non-blocking transmit and receive functions
- 7-bit or 10-bit addressing
- Configurable baud rate
- Provides support for all operating modes supported by the hardware
  - Standard-mode (Sm): bidirectional data transfers up to 100 kbit/s
  - Fast-mode (Fm): bidirectional data transfers up to 400 kbit/s

#### Functionality

In order to use the LPI2C driver it must be first initialized in either master or slave mode, using functions [LPI2C\\_DRV\\_MasterInit\(\)](#) or [LPI2C\\_DRV\\_SlaveInit\(\)](#). Once initialized, it cannot be initialized again for the same LPI2C module instance until it is de-initialized, using [LPI2C\\_DRV\\_MasterDeinit\(\)](#) or [LPI2C\\_DRV\\_SlaveDeinit\(\)](#). Different LPI2C module instances can function independently of each other.

#### Master Mode

Master Mode provides functions for transmitting or receiving data to/from any I2C slave. Slave address and baud rate are provided at initialization time through the master configuration structure, but they can be changed at runtime by using [LPI2C\\_DRV\\_MasterSetBaudRate\(\)](#) or [LPI2C\\_DRV\\_MasterSetSlaveAddr\(\)](#). Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency protocol clock for the LPI2C module. The application should call [LPI2C\\_DRV\\_MasterGetBaudRate\(\)](#) after [LPI2C\\_DRV\\_MasterSetBaudRate\(\)](#) to check what baud rate was actually set.

To send or receive data to/from the currently configured slave address, use functions [LPI2C\\_DRV\\_MasterSendData\(\)](#) or [LPI2C\\_DRV\\_MasterReceiveData\(\)](#) (or their blocking counterparts). Parameter `sendStop` can be used to chain multiple transfers with repeated START condition between them, for example when sending a command and then immediately receiving a response. The application should ensure that any send or receive transfer with `sendStop` set to `false` is followed by another transfer, otherwise the LPI2C master will hold the SCL line low indefinitely and block the I2C bus. The last transfer from a chain should always have `sendStop` set to `true`.

Blocking operations will return only when the transfer is completed, either successfully or with error. Non-blocking operations will initiate the transfer and return `STATUS_SUCCESS`, but the module is still busy with the transfer and another transfer can't be initiated until the current transfer is complete. The application can check the status of the current transfer by calling [LPI2C\\_DRV\\_MasterGetTransferStatus\(\)](#). If the transfer is completed, the functions will return either `STATUS_SUCCESS` or an error code, depending on the outcome of the last transfer.

The driver supports any operating mode supported by the module. The operating mode is set together with the baud rate, by [LPI2C\\_DRV\\_MasterSetBaudRate\(\)](#). For High-Speed mode a second baud rate is required, for high-speed communication. Note that due to module limitation (common prescaler setting for normal and fast baud rate) there is a limit on the maximum difference between the two baud rates. [LPI2C\\_DRV\\_MasterGetBaudRate\(\)](#) can be used to check the baud rate setting for both modes.

## Slave Mode

Slave Mode provides functions for transmitting or receiving data to/from any I2C master. There are two slave operating modes, selected by the field `slaveListening` in the slave configuration structure:

- Slave always listening: the slave interrupt is enabled at initialization time and the slave always listens to the line for a master addressing it. Any events are reported to the application through the callback function provided at initialization time. The callback can use `LPI2C_DRV_SlaveSetRxBuffer()` or `LPI2C_DRV_SlaveSetTxBuffer()` to provide the appropriate buffers for transmit or receive, as needed.
- On-demand operation: the slave is commanded to transmit or receive data through the call of `LPI2C_DRV_SlaveSendData()` and `LPI2C_DRV_SlaveReceiveData()` (or their blocking counterparts). The actual moment of the transfer depends on the I2C master. The use of callbacks optional in this case, for example to treat events like `LPI2C_SLAVE_EVENT_TX_EMPTY` or `LPI2C_SLAVE_EVENT_RX_FULL`. Outside the commanded receive / transmit operations the LPI2C interrupts are disabled and the module will not react to master transfer requests.

## Important Notes

- Before using the LPI2C driver in master mode the protocol clock of the module must be configured. Refer to SCG HAL and PCC HAL for clock configuration.
- Before using the LPI2C driver the pins must be routed to the LPI2C module. Refer to PORT HAL for pin routing configuration.
- The driver enables the interrupts for the corresponding LPI2C module, but any interrupt priority setting must be done by the application.
- Fast+, high-speed and ultra-fast mode aren't supported.
- Aborting a master reception is not currently supported due to hardware behavior (the module will continue a started reception even if the FIFO is reset).
- In listening mode, the init function must be called before the master starts the transfer. In non-listening mode, the init function and the appropriate send/receive function must be called before the master starts the transfer.

## Data Structures

- struct `lpi2c_master_user_config_t`  
*Master configuration structure. [More...](#)*
- struct `lpi2c_slave_user_config_t`  
*Slave configuration structure. [More...](#)*
- struct `lpi2c_baud_rate_params_t`  
*Baud rate structure. [More...](#)*
- struct `lpi2c_master_state_t`  
*Master internal context structure. [More...](#)*
- struct `lpi2c_slave_state_t`  
*Slave internal context structure. [More...](#)*

## Typedefs

- typedef void(\* `lpi2c_master_callback_t`) (uint32\_t instance, `lpi2c_master_event_t` masterEvent, void \*userData)  
*Defines the example structure.*
- typedef void(\* `lpi2c_slave_callback_t`) (uint32\_t instance, `lpi2c_slave_event_t` slaveEvent, void \*userData)  
*LPI2C slave callback function.*

## Enumerations

- enum `lpi2c_mode_t` { `LPI2C_STANDARD_MODE` = 0x0U, `LPI2C_FAST_MODE` = 0x1U }  
*I2C operating modes Implements : `lpi2c_mode_t` Class.*
- enum `lpi2c_master_event_t` {  
`LPI2C_MASTER_EVENT_TX` = 0x0U, `LPI2C_MASTER_EVENT_RX` = 0x1U, `LPI2C_MASTER_EVENT_FIFO_ERROR` = 0x2U, `LPI2C_MASTER_EVENT_ARBITRATION_LOST` = 0x3U,  
`LPI2C_MASTER_EVENT_NACK` = 0x4U }  
*LPI2C master events Implements : `lpi2c_master_event_t` Class.*
- enum `lpi2c_slave_event_t` {  
`LPI2C_SLAVE_EVENT_TX_REQ` = 0x02U, `LPI2C_SLAVE_EVENT_RX_REQ` = 0x04U, `LPI2C_SLAVE_EVENT_TX_EMPTY` = 0x10U, `LPI2C_SLAVE_EVENT_RX_FULL` = 0x20U,  
`LPI2C_SLAVE_EVENT_STOP` = 0x80U }  
*LPI2C slave events Implements : `lpi2c_slave_event_t` Class.*
- enum `lpi2c_transfer_type_t` { `LPI2C_USING_DMA` = 0, `LPI2C_USING_INTERRUPTS` = 1 }  
*Type of LPI2C transfer (based on interrupts or DMA). Implements : `lpi2c_transfer_type_t` Class.*

## LPI2C Driver

- status\_t `LPI2C_DRV_MasterInit` (uint32\_t instance, const `lpi2c_master_user_config_t` \*userConfigPtr, `lpi2c_master_state_t` \*master)  
*Initialize the LPI2C master mode driver.*
- status\_t `LPI2C_DRV_MasterDeinit` (uint32\_t instance)  
*De-initialize the LPI2C master mode driver.*
- void `LPI2C_DRV_MasterGetBaudRate` (uint32\_t instance, `lpi2c_baud_rate_params_t` \*baudRate)  
*Get the currently configured baud rate.*
- void `LPI2C_DRV_MasterSetBaudRate` (uint32\_t instance, const `lpi2c_mode_t` operatingMode, const `lpi2c_baud_rate_params_t` baudRate)  
*Set the baud rate for any subsequent I2C communication.*
- void `LPI2C_DRV_MasterSetSlaveAddr` (uint32\_t instance, const uint16\_t address, const bool is10bitAddr)  
*Set the slave address for any subsequent I2C communication.*
- status\_t `LPI2C_DRV_MasterSendData` (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize, bool sendStop)  
*Perform a non-blocking send transaction on the I2C bus.*
- status\_t `LPI2C_DRV_MasterSendDataBlocking` (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize, bool sendStop, uint32\_t timeout)  
*Perform a blocking send transaction on the I2C bus.*
- status\_t `LPI2C_DRV_MasterAbortTransferData` (uint32\_t instance)  
*Abort a non-blocking I2C Master transmission or reception.*
- status\_t `LPI2C_DRV_MasterReceiveData` (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize, bool sendStop)  
*Perform a non-blocking receive transaction on the I2C bus.*
- status\_t `LPI2C_DRV_MasterReceiveDataBlocking` (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize, bool sendStop, uint32\_t timeout)  
*Perform a blocking receive transaction on the I2C bus.*
- status\_t `LPI2C_DRV_MasterGetTransferStatus` (uint32\_t instance, uint32\_t \*bytesRemaining)  
*Return the current status of the I2C master transfer.*
- void `LPI2C_DRV_MasterIRQHandler` (uint32\_t instance)  
*Handle master operation when I2C interrupt occurs.*
- status\_t `LPI2C_DRV_SlaveInit` (uint32\_t instance, const `lpi2c_slave_user_config_t` \*userConfigPtr, `lpi2c_slave_state_t` \*slave)  
*Initialize the I2C slave mode driver.*
- status\_t `LPI2C_DRV_SlaveDeinit` (uint32\_t instance)

- De-initialize the I2C slave mode driver.*
- status\_t [LPI2C\\_DRV\\_SlaveSetTxBuffer](#) (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize)  
*Provide a buffer for transmitting data.*
- status\_t [LPI2C\\_DRV\\_SlaveSetRxBuffer](#) (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize)  
*Provide a buffer for receiving data.*
- status\_t [LPI2C\\_DRV\\_SlaveSendData](#) (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize)  
*Perform a non-blocking send transaction on the I2C bus.*
- status\_t [LPI2C\\_DRV\\_SlaveSendDataBlocking](#) (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize, uint32\_t timeout)  
*Perform a blocking send transaction on the I2C bus.*
- status\_t [LPI2C\\_DRV\\_SlaveReceiveData](#) (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize)  
*Perform a non-blocking receive transaction on the I2C bus.*
- status\_t [LPI2C\\_DRV\\_SlaveReceiveDataBlocking](#) (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize, uint32\_t timeout)  
*Perform a blocking receive transaction on the I2C bus.*
- status\_t [LPI2C\\_DRV\\_SlaveGetTransferStatus](#) (uint32\_t instance, uint32\_t \*bytesRemaining)  
*Return the current status of the I2C slave transfer.*
- status\_t [LPI2C\\_DRV\\_SlaveAbortTransferData](#) (uint32\_t instance)  
*Abort a non-blocking I2C Master transmission or reception.*
- void [LPI2C\\_DRV\\_SlaveIRQHandler](#) (uint32\_t instance)  
*Handle slave operation when I2C interrupt occurs.*

## 14.58.2 Data Structure Documentation

### 14.58.2.1 struct lpi2c\_master\_user\_config\_t

Master configuration structure.

This structure is used to provide configuration parameters for the LPI2C master at initialization time. Implements : [lpi2c\\_master\\_user\\_config\\_t\\_Class](#)

Definition at line 155 of file [lpi2c\\_driver.h](#).

#### Data Fields

- uint16\_t [slaveAddress](#)
- bool [is10bitAddr](#)
- [lpi2c\\_mode\\_t](#) [operatingMode](#)
- uint32\_t [baudRate](#)
- [lpi2c\\_transfer\\_type\\_t](#) [transferType](#)
- uint8\_t [dmaChannel](#)
- [lpi2c\\_master\\_callback\\_t](#) [masterCallback](#)
- void \* [callbackParam](#)

#### Field Documentation

##### 14.58.2.1.1 uint32\_t baudRate

The baud rate in hertz to use with current slave device

Definition at line 160 of file [lpi2c\\_driver.h](#).

##### 14.58.2.1.2 void\* callbackParam

Parameter for the master callback function

Definition at line 171 of file [lpi2c\\_driver.h](#).

#### 14.58.2.1.3 uint8\_t dmaChannel

Channel number for DMA channel. If DMA mode isn't used this field will be ignored.

Definition at line 166 of file lpi2c\_driver.h.

#### 14.58.2.1.4 bool is10bitAddr

Selects 7-bit or 10-bit slave address

Definition at line 158 of file lpi2c\_driver.h.

#### 14.58.2.1.5 lpi2c\_master\_callback\_t masterCallback

Master callback function. Note that this function will be called from the interrupt service routine at the end of a transfer, so its execution time should be as small as possible. It can be NULL if you want to check manually the status of the transfer.

Definition at line 167 of file lpi2c\_driver.h.

#### 14.58.2.1.6 lpi2c\_mode\_t operatingMode

I2C Operating mode

Definition at line 159 of file lpi2c\_driver.h.

#### 14.58.2.1.7 uint16\_t slaveAddress

Slave address, 7-bit or 10-bit

Definition at line 157 of file lpi2c\_driver.h.

#### 14.58.2.1.8 lpi2c\_transfer\_type\_t transferType

Type of LPI2C transfer

Definition at line 165 of file lpi2c\_driver.h.

#### 14.58.2.2 struct lpi2c\_slave\_user\_config\_t

Slave configuration structure.

This structure is used to provide configuration parameters for the LPI2C slave at initialization time. Implements : `lpi2c_slave_user_config_t_Class`

Definition at line 180 of file lpi2c\_driver.h.

#### Data Fields

- [uint16\\_t slaveAddress](#)
- [bool is10bitAddr](#)
- [lpi2c\\_mode\\_t operatingMode](#)
- [bool slaveListening](#)
- [lpi2c\\_transfer\\_type\\_t transferType](#)
- [uint8\\_t dmaChannel](#)
- [lpi2c\\_slave\\_callback\\_t slaveCallback](#)
- [void \\* callbackParam](#)

#### Field Documentation

##### 14.58.2.2.1 void\* callbackParam

Parameter for the slave callback function

Definition at line 193 of file lpi2c\_driver.h.

**14.58.2.2.2 uint8\_t dmaChannel**

Channel number for DMA rx channel. If DMA mode isn't used this field will be ignored.

Definition at line 187 of file lpi2c\_driver.h.

**14.58.2.2.3 bool is10bitAddr**

Selects 7-bit or 10-bit slave address

Definition at line 183 of file lpi2c\_driver.h.

**14.58.2.2.4 lpi2c\_mode\_t operatingMode**

I2C Operating mode

Definition at line 184 of file lpi2c\_driver.h.

**14.58.2.2.5 uint16\_t slaveAddress**

Slave address, 7-bit or 10-bit

Definition at line 182 of file lpi2c\_driver.h.

**14.58.2.2.6 lpi2c\_slave\_callback\_t slaveCallback**

Slave callback function. Note that this function will be called from the interrupt service routine, so its execution time should be as small as possible. It can be NULL if the slave is not in listening mode (slaveListening = false)

Definition at line 188 of file lpi2c\_driver.h.

**14.58.2.2.7 bool slaveListening**

Slave mode (always listening or on demand only)

Definition at line 185 of file lpi2c\_driver.h.

**14.58.2.2.8 lpi2c\_transfer\_type\_t transferType**

Type of LPI2C transfer

Definition at line 186 of file lpi2c\_driver.h.

**14.58.2.3 struct lpi2c\_baud\_rate\_params\_t**

Baud rate structure.

This structure is used for setting or getting the baud rate. Implements : lpi2c\_baud\_rate\_params\_t\_Class

Definition at line 202 of file lpi2c\_driver.h.

**Data Fields**

- uint32\_t [baudRate](#)

**Field Documentation****14.58.2.3.1 uint32\_t baudRate**

Definition at line 204 of file lpi2c\_driver.h.

**14.58.2.4 struct lpi2c\_master\_state\_t**

Master internal context structure.

This structure is used by the master-mode driver for its internal logic. It must be provided by the application through the [LPI2C\\_DRV\\_MasterInit\(\)](#) function, then it cannot be freed until the driver is de-initialized using [LPI2C\\_DRV\\_↔](#)

[MasterDeinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 244 of file `lpi2c_driver.h`.

#### 14.58.2.5 struct `lpi2c_slave_state_t`

Slave internal context structure.

This structure is used by the slave-mode driver for its internal logic. It must be provided by the application through the [LPI2C\\_DRV\\_SlaveInit\(\)](#) function, then it cannot be freed until the driver is de-initialized using [LPI2C\\_DRV\\_SlaveDeinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 279 of file `lpi2c_driver.h`.

### 14.58.3 Typedef Documentation

#### 14.58.3.1 typedef `void(* lpi2c_master_callback_t)(uint32_t instance, lpi2c_master_event_t masterEvent, void *userData)`

Defines the example structure.

This structure is used as an example.

LPI2C master callback function

Callback functions are called by the LPI2C master at the end of a transfer on the I2C bus. After a transfer is completed the function is called and you can make further computation or in case of error you can tread that error.

Definition at line 138 of file `lpi2c_driver.h`.

#### 14.58.3.2 typedef `void(* lpi2c_slave_callback_t)(uint32_t instance, lpi2c_slave_event_t slaveEvent, void *userData)`

LPI2C slave callback function.

Callback functions are called by the LPI2C slave when relevant events are detected on the I2C bus. See type `lpi2c_slave_event_t` for a list of events. The callback can then react to the event, for example providing the buffers for transmission or reception.

Definition at line 147 of file `lpi2c_driver.h`.

### 14.58.4 Enumeration Type Documentation

#### 14.58.4.1 enum `lpi2c_master_event_t`

LPI2C master events Implements : `lpi2c_master_event_t_Class`.

Enumerator

**`LPI2C_MASTER_EVENT_TX`** The I2C master has ended transmitting the data

**`LPI2C_MASTER_EVENT_RX`** The I2C master has ended receiving the data

**`LPI2C_MASTER_EVENT_FIFO_ERROR`** The I2C master has received a FIFO error

**`LPI2C_MASTER_EVENT_ARBITRATION_LOST`** The I2C master is experiencing the loss of arbitration

**`LPI2C_MASTER_EVENT_NACK`** The I2C master has received a NACK

Definition at line 91 of file `lpi2c_driver.h`.

#### 14.58.4.2 enum `lpi2c_mode_t`

I2C operating modes Implements : `lpi2c_mode_t_Class`.

Enumerator

**`LPI2C_STANDARD_MODE`** Standard-mode (Sm), bidirectional data transfers up to 100 kbit/s

**LPI2C\_FAST\_MODE** Fast-mode (Fm), bidirectional data transfers up to 400 kbit/s

Definition at line 73 of file lpi2c\_driver.h.

#### 14.58.4.3 enum lpi2c\_slave\_event\_t

LPI2C slave events Implements : lpi2c\_slave\_event\_t\_Class.

##### Enumerator

**LPI2C\_SLAVE\_EVENT\_TX\_REQ** The I2C slave received a request to transmit data

**LPI2C\_SLAVE\_EVENT\_RX\_REQ** The I2C slave received a request to receive data

**LPI2C\_SLAVE\_EVENT\_TX\_EMPTY** The I2C slave transmit buffer empty

**LPI2C\_SLAVE\_EVENT\_RX\_FULL** The I2C slave receive buffer full

**LPI2C\_SLAVE\_EVENT\_STOP** The I2C slave STOP signal detected

Definition at line 103 of file lpi2c\_driver.h.

#### 14.58.4.4 enum lpi2c\_transfer\_type\_t

Type of LPI2C transfer (based on interrupts or DMA). Implements : lpi2c\_transfer\_type\_t\_Class.

##### Enumerator

**LPI2C\_USING\_DMA** The driver will use DMA to perform I2C transfer

**LPI2C\_USING\_INTERRUPTS** The driver will use interrupts to perform I2C transfer

Definition at line 115 of file lpi2c\_driver.h.

#### 14.58.5 Function Documentation

##### 14.58.5.1 status\_t LPI2C\_DRV\_MasterAbortTransferData ( uint32\_t instance )

Abort a non-blocking I2C Master transmission or reception.

##### Parameters

<i>instance</i>	LPI2C peripheral instance number
-----------------	----------------------------------

##### Returns

Error or success status returned by API

Definition at line 1477 of file lpi2c\_driver.c.

##### 14.58.5.2 status\_t LPI2C\_DRV\_MasterDeinit ( uint32\_t instance )

De-initialize the LPI2C master mode driver.

This function de-initializes the LPI2C driver in master mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

##### Parameters

<i>instance</i>	LPI2C peripheral instance number
-----------------	----------------------------------

##### Returns

Error or success status returned by API

Definition at line 1098 of file lpi2c\_driver.c.

14.58.5.3 void LPI2C\_DRV\_MasterGetBaudRate ( uint32\_t *instance*, lpi2c\_baud\_rate\_params\_t \* *baudRate* )

Get the currently configured baud rate.

This function returns the currently configured baud rate.

#### Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>baudRate</i>	structure that contains the current baud rate in hertz and the baud rate in hertz for High-speed mode (unused in other modes, can be NULL)

Definition at line 1131 of file lpi2c\_driver.c.

14.58.5.4 status\_t LPI2C\_DRV\_MasterGetTransferStatus ( uint32\_t *instance*, uint32\_t \* *bytesRemaining* )

Return the current status of the I2C master transfer.

This function can be called during a non-blocking transmission to check the status of the transfer.

#### Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>bytesRemaining</i>	the number of remaining bytes in the active I2C transfer

#### Returns

Error or success status returned by API

Definition at line 1646 of file lpi2c\_driver.c.

14.58.5.5 status\_t LPI2C\_DRV\_MasterInit ( uint32\_t *instance*, const lpi2c\_master\_user\_config\_t \* *userConfigPtr*, lpi2c\_master\_state\_t \* *master* )

Initialize the LPI2C master mode driver.

This function initializes the LPI2C driver in master mode.

#### Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>userConfigPtr</i>	Pointer to the LPI2C master user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>master</i>	Pointer to the LPI2C master driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">LPI2C_DRV_Master↔Deinit()</a> .

#### Returns

Error or success status returned by API

Definition at line 1016 of file lpi2c\_driver.c.

14.58.5.6 void LPI2C\_DRV\_MasterIRQHandler ( uint32\_t *instance* )

Handle master operation when I2C interrupt occurs.

This is the interrupt service routine for the LPI2C master mode driver. It handles the rest of the transfer started by one of the send/receive functions.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
-----------------	----------------------------------

Definition at line 1688 of file lpi2c\_driver.c.

14.58.5.7 `status_t LPI2C_DRV_MasterReceiveData ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize, bool sendStop )`

Perform a non-blocking receive transaction on the I2C bus.

This function starts the reception of a block of data from the currently configured slave address and returns immediately. The rest of the reception is handled by the interrupt service routine. Use `LPI2C_DRV_MasterGetReceiveStatus()` to check the progress of the reception.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the reception

## Returns

Error or success status returned by API

Definition at line 1512 of file lpi2c\_driver.c.

14.58.5.8 `status_t LPI2C_DRV_MasterReceiveDataBlocking ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize, bool sendStop, uint32_t timeout )`

Perform a blocking receive transaction on the I2C bus.

This function receives a block of data from the currently configured slave address, and only returns when the transmission is complete.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the reception
<i>timeout</i>	timeout for the transfer in milliseconds

## Returns

Error or success status returned by API

Definition at line 1605 of file lpi2c\_driver.c.

14.58.5.9 `status_t LPI2C_DRV_MasterSendData ( uint32_t instance, const uint8_t * txBuff, uint32_t txSize, bool sendStop )`

Perform a non-blocking send transaction on the I2C bus.

This function starts the transmission of a block of data to the currently configured slave address and returns immediately. The rest of the transmission is handled by the interrupt service routine. Use `LPI2C_DRV_MasterGetSendStatus()` to check the progress of the transmission.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the transmission

**Returns**

Error or success status returned by API

Definition at line 1362 of file lpi2c\_driver.c.

**14.58.5.10** `status_t LPI2C_DRV_MasterSendDataBlocking ( uint32_t instance, const uint8_t * txBuff, uint32_t txSize, bool sendStop, uint32_t timeout )`

Perform a blocking send transaction on the I2C bus.

This function sends a block of data to the currently configured slave address, and only returns when the transmission is complete.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>sendStop</i>	specifies whether or not to generate stop condition after the transmission
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 1440 of file lpi2c\_driver.c.

**14.58.5.11** `void LPI2C_DRV_MasterSetBaudRate ( uint32_t instance, const lpi2c_mode_t operatingMode, const lpi2c_baud_rate_params_t baudRate )`

Set the baud rate for any subsequent I2C communication.

This function sets the baud rate (SCL frequency) for the I2C master. It can also change the operating mode. If the operating mode is High-Speed, a second baud rate must be provided for high-speed communication. Note that due to module limitation not any baud rate can be achieved. The driver will set a baud rate as close as possible to the requested baud rate, but there may still be substantial differences, for example if requesting a high baud rate while using a low-frequency protocol clock for the LPI2C module. The application should call [LPI2C\\_DRV\\_MasterGetBaudRate\(\)](#) after [LPI2C\\_DRV\\_MasterSetBaudRate\(\)](#) to check what baud rate was actually set.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>operatingMode</i>	I2C operating mode
<i>baudRate</i>	structure that contains the baud rate in hertz to use by current slave device and also the baud rate in hertz for High-speed mode (unused in other modes)

Definition at line 1183 of file lpi2c\_driver.c.

**14.58.5.12** `void LPI2C_DRV_MasterSetSlaveAddr ( uint32_t instance, const uint16_t address, const bool is10bitAddr )`

Set the slave address for any subsequent I2C communication.

This function sets the slave address which will be used for any future transfer initiated by the LPI2C master.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>address</i>	slave address, 7-bit or 10-bit
<i>is10bitAddr</i>	specifies if provided address is 10-bit

Definition at line 1341 of file lpi2c\_driver.c.

#### 14.58.5.13 `status_t LPI2C_DRV_SlaveAbortTransferData ( uint32_t instance )`

Abort a non-blocking I2C Master transmission or reception.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
-----------------	----------------------------------

**Returns**

Error or success status returned by API

Definition at line 2282 of file lpi2c\_driver.c.

#### 14.58.5.14 `status_t LPI2C_DRV_SlaveDeinit ( uint32_t instance )`

De-initialize the I2C slave mode driver.

This function de-initializes the LPI2C driver in slave mode. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
-----------------	----------------------------------

**Returns**

Error or success status returned by API

Definition at line 1923 of file lpi2c\_driver.c.

#### 14.58.5.15 `status_t LPI2C_DRV_SlaveGetTransferStatus ( uint32_t instance, uint32_t * bytesRemaining )`

Return the current status of the I2C slave transfer.

This function can be called during a non-blocking transmission to check the status of the transfer.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>bytesRemaining</i>	the number of remaining bytes in the active I2C transfer

**Returns**

Error or success status returned by API

Definition at line 2243 of file lpi2c\_driver.c.

#### 14.58.5.16 `status_t LPI2C_DRV_SlaveInit ( uint32_t instance, const lpi2c_slave_user_config_t * userConfigPtr, lpi2c_slave_state_t * slave )`

Initialize the I2C slave mode driver.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>userConfigPtr</i>	Pointer to the LPI2C slave user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>slave</i>	Pointer to the LPI2C slave driver context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">LPI2C_DRV_Slave↔Deinit()</a> .

## Returns

Error or success status returned by API

Definition at line 1804 of file `lpi2c_driver.c`.

**14.58.5.17** `void LPI2C_DRV_SlaveIRQHandler ( uint32_t instance )`

Handle slave operation when I2C interrupt occurs.

This is the interrupt service routine for the LPI2C slave mode driver. It handles any transfer initiated by an I2C master and notifies the application via the provided callback when relevant events occur.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
-----------------	----------------------------------

Definition at line 2311 of file `lpi2c_driver.c`.

**14.58.5.18** `status_t LPI2C_DRV_SlaveReceiveData ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize )`

Perform a non-blocking receive transaction on the I2C bus.

Performs a non-blocking receive transaction on the I2C bus when the slave is not in listening mode (initialized with `slaveListening = false`). It starts the reception and returns immediately. The rest of the reception is handled by the interrupt service routine. Use `LPI2C_DRV_SlaveGetReceiveStatus()` to check the progress of the reception.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred

## Returns

Error or success status returned by API

Definition at line 2134 of file `lpi2c_driver.c`.

**14.58.5.19** `status_t LPI2C_DRV_SlaveReceiveDataBlocking ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize, uint32_t timeout )`

Perform a blocking receive transaction on the I2C bus.

Performs a blocking receive transaction on the I2C bus when the slave is not in listening mode (initialized with `slaveListening = false`). It sets up the reception and then waits for the transfer to complete before returning.

## Parameters

<i>instance</i>	LPI2C peripheral instance number
<i>rxBuff</i>	pointer to the buffer where to store received data
<i>rxSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 2204 of file lpi2c\_driver.c.

**14.58.5.20** `status_t LPI2C_DRV_SlaveSendData ( uint32_t instance, const uint8_t * txBuff, uint32_t txSize )`

Perform a non-blocking send transaction on the I2C bus.

Performs a non-blocking send transaction on the I2C bus when the slave is not in listening mode (initialized with `slaveListening = false`). It starts the transmission and returns immediately. The rest of the transmission is handled by the interrupt service routine. Use `LPI2C_DRV_SlaveGetTransmitStatus()` to check the progress of the transmission.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API

Definition at line 2016 of file lpi2c\_driver.c.

**14.58.5.21** `status_t LPI2C_DRV_SlaveSendDataBlocking ( uint32_t instance, const uint8_t * txBuff, uint32_t txSize, uint32_t timeout )`

Perform a blocking send transaction on the I2C bus.

Performs a blocking send transaction on the I2C bus when the slave is not in listening mode (initialized with `slaveListening = false`). It sets up the transmission and then waits for the transfer to complete before returning.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 2099 of file lpi2c\_driver.c.

**14.58.5.22** `status_t LPI2C_DRV_SlaveSetRxBuffer ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize )`

Provide a buffer for receiving data.

This function provides a buffer in which the LPI2C slave-mode driver can store received data. It can be called for example from the user callback provided at initialization time, when the driver reports events `LPI2C_SLAVE_EVENT_RX_REQ` or `LPI2C_SLAVE_EVENT_RX_FULL`.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>rxBuff</i>	pointer to the data to be transferred
<i>rxSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API

Definition at line 1989 of file lpi2c\_driver.c.

**14.58.5.23** `status_t LPI2C_DRV_SlaveSetTxBuffer ( uint32_t instance, const uint8_t * txBuff, uint32_t txSize )`

Provide a buffer for transmitting data.

This function provides a buffer from which the LPI2C slave-mode driver can transmit data. It can be called for example from the user callback provided at initialization time, when the driver reports events LPI2C\_SLAVE\_EVENT\_TX\_REQ or LPI2C\_SLAVE\_EVENT\_TX\_EMPTY.

**Parameters**

<i>instance</i>	LPI2C peripheral instance number
<i>txBuff</i>	pointer to the data to be transferred
<i>txSize</i>	length in bytes of the data to be transferred

**Returns**

Error or success status returned by API

Definition at line 1962 of file lpi2c\_driver.c.

## 14.59 LPIT Driver

### 14.59.1 Detailed Description

Low Power Interrupt Timer Peripheral Driver.

#### Hardware background

Each LPIT timer channel can be configured to run in one of 4 modes:

**32-bit Periodic Counter:** In this mode the counter will load and then decrement down to zero. It will then set the timer interrupt flag and assert the output pre-trigger.

**Dual 16-bit Periodic Counter:** In this mode, the counter will load and then the lower 16-bits will decrement down to zero, which will assert the output pre-trigger. The upper 16-bits will then decrement down to zero, which will negate the output pre-trigger and set the timer interrupt flag.

**32-bit Trigger Accumulator:** In this mode, the counter will load on the first trigger rising edge and then decrement down to zero on each trigger rising edge. It will then set the timer interrupt flag and assert the output pre-trigger.

**32-bit Trigger Input Capture:** In this mode, the counter will load with 0xFFFF\_FFFF and then decrement down to zero. If a trigger rising edge is detected, it will store the inverse of the current counter value in the load value register, set the timer interrupt flag and assert the output pre-trigger.

In these modes, the timer channel operation is further controlled by Trigger Control bits (TSOT, TSOI, TROT) which control the load, reload, start and restart of the timer channels.

#### Driver consideration

The Driver uses structures for configuration. Each structure contains members that are specific to its respective functionality. There are [lpit\\_user\\_config\\_t](#) and [lpit\\_user\\_channel\\_config\\_t](#).

#### Interrupt handling

Each LPIT timer channel has a corresponding interrupt handler. The LPIT Driver does not define interrupt handler internally. These interrupt handler methods can be defined by the user application. There are two ways to add an LPIT interrupt handler:

1. Using the weak symbols defined by start-up code. If the methods `LPITx_Handler(void)` (`x` denotes instance number) are not defined, the linker use a default ISR. An error will be generated if methods with the same name are defined multiple times. This method works regardless of the placement of the interrupt vector table (Flash or RAM).
2. Using the Interrupt Manager's `INT_SYS_InstallHandler()` method. This can be used to dynamically change the ISR at run-time. This method works only if the interrupt vector table is located in RAM.

#### Clocking configuration

The LPIT Driver does not handle clock setup (from PCC) configuration. This is handled by the Clock Manager. The driver assumes that clock configurations have been made, so it is the user's responsibility to set up clocking and pin configurations correctly.

#### Basic operations

1. Pre-Initialization information of LPIT module
  - Before using the LPIT driver, the protocol clock of the module must be configured by the application using PCC module.
  - Configures Trigger MUX Control (TRGMUX) if want to use external trigger for LPIT module.
  - Configures different peripherals if want to use them in LPIT interrupt routine.
  - Provides configuration data structure to LPIT initialization API.
2. To initialize the LPIT module, just call the `LPIT_DRV_Init()` function with the user configuration data structure. This function configures LPIT module operation when MCU enters DEBUG and DOZE (Low power mode) modes and enables LPIT module. This function must be called firstly.

In the following code, LPIT module is initialized to continue to run when MCU enters both Debug and DOZE modes.

```
#define BOARD_LPIT_INSTANCE OU
/* LPIT module configuration structure */
lpit_user_config_t lpitconfig =
{
    .enableRunInDebug = true,
    .enableRunInDoze = true
};
/* Initializes the LPIT module. */
LPIT_DRV_Init(BOARD_LPIT_INSTANCE, &lpitconfig);
```

3. After calling the `LPIT_DRV_Init()` function, call `LPIT_DRV_InitChannel()` function with user channel configuration structure to initialize timer channel.

This function configures timer channel chaining, timer channel mode, timer channel period, interrupt generation, trigger source, trigger select, reload on trigger, stop on interrupt and start on trigger. In the following code, timer channel is initialized with the channel chaining is disabled, interrupt generation is enabled, operation mode is 32 bit periodic counter mode, trigger source is external, reload on trigger is disabled, stop on interrupt is disabled, start on trigger is disabled and timer period is 1 second. Note that:

- Trigger select is not effective if trigger source is external.
- Timer channel period must be suitable for operation mode.
- The timer channel 0 can not be chained.

```
/* Channel 0 configuration structure */
lpit_user_channel_config_t chnlconfig =
{
    .timerMode = LPIT_PERIODIC_COUNTER,
    .periodUnits = LPIT_PERIOD_UNITS_MICROSECONDS,
    .period = 1000000U,
    .triggerSource = LPIT_TRIGGER_SOURCE_INTERNAL,
    .triggerSelect = 1U,
    .enableReloadOnTrigger = false,
    .enableStopOnInterrupt = false,
    .enableStartOnTrigger = false,
    .chainChannel = false,
    .isInterruptEnabled = true
};
/* Initializes the channel 0 */
LPIT_DRV_InitChannel(BOARD_LPIT_INSTANCE, 0, &chnlconfig);
```

4. To reconfigure timer channel period, just call `LPIT_DRV_SetTimerPeriodByUs()` or `LPIT_DRV_SetTimerPeriodByCount()` with corresponding new period. In the following code, the timer channel period is reconfigured with new period in count unit.

```
/* Reconfigures timer channel period with new period of 10000 count*/
LPIT_DRV_SetTimerPeriodByCount(BOARD_LPIT_INSTANCE, 0, 10000);
```

5. To start timer channel counting, just call `LPIT_DRV_StartTimerChannels()` with timer channels starting mask. In the following code, the timer channel 0 is started with the mask of 0x1U.

```
/* Starts channel 0 counting*/
LPIT_DRV_StartTimerChannels(BOARD_LPIT_INSTANCE, 0x1U);
```

6. To stop timer channel counting, just call `LPIT_DRV_StopTimerChannels()` with timer channels stopping mask. In the following code, the timer channel 0 is stopped with the mask of 0x1U.

```
/* Stops channel 0 counting*/
LPIT_DRV_StopTimerChannels(BOARD_LPIT_INSTANCE, 0x1U);
```

7. To disable LPIT module, just call `LPIT_DRV_Deinit()`.

```
/* Disables LPIT module*/
LPIT_DRV_Deinit(BOARD_LPIT_INSTANCE);
```

## Data Structures

- struct `lpit_module_information_t`  
*Hardware information of LPIT module Implements : `lpit_module_information_t` Class. [More...](#)*
- struct `lpit_user_config_t`  
*LPIT configuration structure. [More...](#)*
- struct `lpit_user_channel_config_t`  
*Structure to configure the channel timer. [More...](#)*

## Macros

- #define `MAX_PERIOD_COUNT` (0xFFFFFFFFU)  
*Max period in count of all operation mode except for dual 16 bit periodic counter mode.*
- #define `MAX_PERIOD_COUNT_IN_DUAL_16BIT_MODE` (0x1FFFEU)  
*Max period in count of dual 16 bit periodic counter mode.*
- #define `MAX_PERIOD_COUNT_16_BIT` (0xFFFFU)  
*Max count of 16 bit.*

## Enumerations

- enum `lpit_timer_modes_t` { `LPIT_PERIODIC_COUNTER` = 0x00U, `LPIT_DUAL_PERIODIC_COUNTER` = 0x01U, `LPIT_TRIGGER_ACCUMULATOR` = 0x02U, `LPIT_INPUT_CAPTURE` = 0x03U }  
*Mode options available for the LPIT timer Implements : `lpit_timer_modes_t` Class.*
- enum `lpit_trigger_source_t` { `LPIT_TRIGGER_SOURCE_EXTERNAL` = 0x00U, `LPIT_TRIGGER_SOURCE_INTERNAL` = 0x01U }  
*Trigger source options.*
- enum `lpit_period_units_t` { `LPIT_PERIOD_UNITS_COUNTS` = 0x00U, `LPIT_PERIOD_UNITS_MICROSECONDS` = 0x01U }  
*Unit options for LPIT period.*

## Initialization and De-initialization

- void `LPIT_DRV_Init` (uint32\_t instance, const `lpit_user_config_t` \*userConfig)  
*Initializes the LPIT module.*
- void `LPIT_DRV_Deinit` (uint32\_t instance)  
*De-Initializes the LPIT module.*
- status\_t `LPIT_DRV_InitChannel` (uint32\_t instance, uint32\_t channel, const `lpit_user_channel_config_t` \*userChannelConfig)  
*Initializes the LPIT channel.*

## Timer Start and Stop

- void `LPIT_DRV_StartTimerChannels` (uint32\_t instance, uint32\_t mask)  
*Starts the timer channel counting.*
- void `LPIT_DRV_StopTimerChannels` (uint32\_t instance, uint32\_t mask)  
*Stops the timer channel counting.*

### Timer Period

- status\_t [LPIT\\_DRV\\_SetTimerPeriodByUs](#) (uint32\_t instance, uint32\_t channel, uint32\_t periodUs)  
*Sets the timer channel period in microseconds.*
- status\_t [LPIT\\_DRV\\_SetTimerPeriodInDual16ModeByUs](#) (uint32\_t instance, uint32\_t channel, uint16\_t periodHigh, uint16\_t periodLow)  
*Sets the timer channel period in microseconds.*
- uint64\_t [LPIT\\_DRV\\_GetTimerPeriodByUs](#) (uint32\_t instance, uint32\_t channel)  
*Gets the timer channel period in microseconds.*
- uint64\_t [LPIT\\_DRV\\_GetCurrentTimerUs](#) (uint32\_t instance, uint32\_t channel)  
*Gets the current timer channel counting value in microseconds.*
- void [LPIT\\_DRV\\_SetTimerPeriodByCount](#) (uint32\_t instance, uint32\_t channel, uint32\_t count)  
*Sets the timer channel period in count unit.*
- void [LPIT\\_DRV\\_SetTimerPeriodInDual16ModeByCount](#) (uint32\_t instance, uint32\_t channel, uint16\_t periodHigh, uint16\_t periodLow)  
*Sets the timer channel period in count unit.*
- uint32\_t [LPIT\\_DRV\\_GetTimerPeriodByCount](#) (uint32\_t instance, uint32\_t channel)  
*Gets the current timer channel period in count unit.*
- uint32\_t [LPIT\\_DRV\\_GetCurrentTimerCount](#) (uint32\_t instance, uint32\_t channel)  
*Gets the current timer channel counting value in count.*

### Interrupt

- uint32\_t [LPIT\\_DRV\\_GetInterruptFlagTimerChannels](#) (uint32\_t instance, uint32\_t mask)  
*Gets the current interrupt flag of timer channels.*
- void [LPIT\\_DRV\\_ClearInterruptFlagTimerChannels](#) (uint32\_t instance, uint32\_t mask)  
*Clears the interrupt flag of timer channels.*

## 14.59.2 Data Structure Documentation

### 14.59.2.1 struct lpit\_module\_information\_t

Hardware information of LPIT module Implements : lpit\_module\_information\_t\_Class.

Definition at line 66 of file lpit\_driver.h.

#### Data Fields

- uint32\_t [majorVersionNumber](#)
- uint32\_t [minorVersionNumber](#)
- uint32\_t [featureNumber](#)
- uint32\_t [numberOfExternalTriggerInputs](#)
- uint32\_t [numberOfTimerChannels](#)

#### Field Documentation

##### 14.59.2.1.1 uint32\_t featureNumber

The feature set number

Definition at line 70 of file lpit\_driver.h.

##### 14.59.2.1.2 uint32\_t majorVersionNumber

The major version number for the LPIT module specification

Definition at line 68 of file lpit\_driver.h.

#### 14.59.2.1.3 uint32\_t minorVersionNumber

The minor version number for the LPIT module specification

Definition at line 69 of file lpit\_driver.h.

#### 14.59.2.1.4 uint32\_t numberOfExternalTriggerInputs

Number of external triggers implemented

Definition at line 71 of file lpit\_driver.h.

#### 14.59.2.1.5 uint32\_t numberOfTimerChannels

Number of timer channels implemented

Definition at line 72 of file lpit\_driver.h.

#### 14.59.2.2 struct lpit\_user\_config\_t

LPIT configuration structure.

This structure holds the configuration settings for the LPIT peripheral to enable or disable LPIT module in DEBUG and DOZE mode Implements : lpit\_user\_config\_t\_Class

Definition at line 119 of file lpit\_driver.h.

##### Data Fields

- bool [enableRunInDebug](#)
- bool [enableRunInDoze](#)

##### Field Documentation

#### 14.59.2.2.1 bool enableRunInDebug

True: Timer channels continue to run in debug mode False: Timer channels stop in debug mode

Definition at line 121 of file lpit\_driver.h.

#### 14.59.2.2.2 bool enableRunInDoze

True: Timer channels continue to run in doze mode False: Timer channels stop in doze mode

Definition at line 123 of file lpit\_driver.h.

#### 14.59.2.3 struct lpit\_user\_channel\_config\_t

Structure to configure the channel timer.

This structure holds the configuration settings for the LPIT timer channel Implements : lpit\_user\_channel\_config\_t\_Class

Definition at line 132 of file lpit\_driver.h.

##### Data Fields

- [lpit\\_timer\\_modes\\_t](#) timerMode
- [lpit\\_period\\_units\\_t](#) periodUnits
- uint32\_t period
- [lpit\\_trigger\\_source\\_t](#) triggerSource
- uint32\_t triggerSelect
- bool [enableReloadOnTrigger](#)
- bool [enableStopOnInterrupt](#)
- bool [enableStartOnTrigger](#)

- bool [chainChannel](#)
- bool [isInterruptEnabled](#)

#### Field Documentation

##### 14.59.2.3.1 bool chainChannel

Channel chaining enable

Definition at line 148 of file lpit\_driver.h.

##### 14.59.2.3.2 bool enableReloadOnTrigger

True: Timer channel will reload on selected trigger False: Timer channel will not reload on selected trigger

Definition at line 140 of file lpit\_driver.h.

##### 14.59.2.3.3 bool enableStartOnTrigger

True: Timer channel starts to decrement when rising edge on selected trigger is detected. False: Timer starts to decrement immediately based on restart condition

Definition at line 144 of file lpit\_driver.h.

##### 14.59.2.3.4 bool enableStopOnInterrupt

True: Timer will stop after timeout False: Timer channel does not stop after timeout

Definition at line 142 of file lpit\_driver.h.

##### 14.59.2.3.5 bool isInterruptEnabled

Timer channel interrupt generation enable

Definition at line 149 of file lpit\_driver.h.

##### 14.59.2.3.6 uint32\_t period

Period of timer channel

Definition at line 136 of file lpit\_driver.h.

##### 14.59.2.3.7 lpit\_period\_units\_t periodUnits

Timer period value units

Definition at line 135 of file lpit\_driver.h.

##### 14.59.2.3.8 lpit\_timer\_modes\_t timerMode

Operation mode of timer channel

Definition at line 134 of file lpit\_driver.h.

##### 14.59.2.3.9 uint32\_t triggerSelect

Selects one trigger from the internal trigger sources this field makes sense if trigger source is internal

Definition at line 138 of file lpit\_driver.h.

##### 14.59.2.3.10 lpit\_trigger\_source\_t triggerSource

Selects between internal and external trigger sources

Definition at line 137 of file lpit\_driver.h.

### 14.59.3 Macro Definition Documentation

#### 14.59.3.1 #define MAX\_PERIOD\_COUNT (0xFFFFFFFFU)

Max period in count of all operation mode except for dual 16 bit periodic counter mode.

Definition at line 56 of file lpit\_driver.h.

#### 14.59.3.2 #define MAX\_PERIOD\_COUNT\_16\_BIT (0xFFFFU)

Max count of 16 bit.

Definition at line 60 of file lpit\_driver.h.

#### 14.59.3.3 #define MAX\_PERIOD\_COUNT\_IN\_DUAL\_16BIT\_MODE (0x1FFFEU)

Max period in count of dual 16 bit periodic counter mode.

Definition at line 58 of file lpit\_driver.h.

### 14.59.4 Enumeration Type Documentation

#### 14.59.4.1 enum lpit\_period\_units\_t

Unit options for LPIT period.

This is used to determine unit of timer period Implements : lpit\_period\_units\_t\_Class

#### Enumerator

**LPIT\_PERIOD\_UNITS\_COUNTS** Period value unit is count

**LPIT\_PERIOD\_UNITS\_MICROSECONDS** Period value unit is microsecond

Definition at line 106 of file lpit\_driver.h.

#### 14.59.4.2 enum lpit\_timer\_modes\_t

Mode options available for the LPIT timer Implements : lpit\_timer\_modes\_t\_Class.

#### Enumerator

**LPIT\_PERIODIC\_COUNTER** 32-bit Periodic Counter

**LPIT\_DUAL\_PERIODIC\_COUNTER** Dual 16-bit Periodic Counter

**LPIT\_TRIGGER\_ACCUMULATOR** 32-bit Trigger Accumulator

**LPIT\_INPUT\_CAPTURE** 32-bit Trigger Input Capture

Definition at line 79 of file lpit\_driver.h.

#### 14.59.4.3 enum lpit\_trigger\_source\_t

Trigger source options.

This is used for both internal and external trigger sources. The actual trigger options available is SoC specific, user should refer to the reference manual. Implements : lpit\_trigger\_source\_t\_Class

#### Enumerator

**LPIT\_TRIGGER\_SOURCE\_EXTERNAL** Use external trigger

**LPIT\_TRIGGER\_SOURCE\_INTERNAL** Use internal trigger

Definition at line 94 of file lpit\_driver.h.

## 14.59.5 Function Documentation

## 14.59.5.1 void LPIT\_DRV\_ClearInterruptFlagTimerChannels ( uint32\_t instance, uint32\_t mask )

Clears the interrupt flag of timer channels.

This function clears the interrupt flag of timer channels after their interrupt event occurred.

## Parameters

in	<i>instance</i>	LPIT module instance number
in	<i>mask</i>	The interrupt flag clearing mask that decides which channels will be cleared interrupt flag <ul style="list-style-type: none"> <li>• For example: <ul style="list-style-type: none"> <li>– with mask = 0x01u then the interrupt flag of channel 0 only will be cleared</li> <li>– with mask = 0x02u then the interrupt flag of channel 1 only will be cleared</li> <li>– with mask = 0x03u then the interrupt flags of channel 0 and channel 1 will be cleared</li> </ul> </li> </ul>

Definition at line 646 of file lpit\_driver.c.

## 14.59.5.2 void LPIT\_DRV\_Deinit ( uint32\_t instance )

De-Initializes the LPIT module.

This function disables LPIT module. In order to use the LPIT module again, LPIT\_DRV\_Init must be called.

## Parameters

in	<i>instance</i>	LPIT module instance number
----	-----------------	-----------------------------

Definition at line 125 of file lpit\_driver.c.

## 14.59.5.3 uint32\_t LPIT\_DRV\_GetCurrentTimerCount ( uint32\_t instance, uint32\_t channel )

Gets the current timer channel counting value in count.

This function returns the real-time timer channel counting value, the value in a range from 0 to timer channel period. Need to make sure the running time does not exceed the timer channel period.

## Parameters

in	<i>instance</i>	LPIT module instance number
in	<i>channel</i>	Timer channel number

## Returns

Current timer channel counting value in count

Definition at line 592 of file lpit\_driver.c.

## 14.59.5.4 uint64\_t LPIT\_DRV\_GetCurrentTimerUs ( uint32\_t instance, uint32\_t channel )

Gets the current timer channel counting value in microseconds.

This function returns an absolute time stamp in microseconds. One common use of this function is to measure the running time of a part of code. Call this function at both the beginning and end of code. The time difference between these two time stamps is the running time. The return counting value here makes sense if the operation mode of timer channel is 32 bit periodic counter or dual 16 bit periodic counter or 32-bit trigger input capture. Need to make sure the running time will not exceed the timer channel period.

**Parameters**

<i>in</i>	<i>instance</i>	LPIT module instance number
<i>in</i>	<i>channel</i>	Timer channel number

**Returns**

Current timer channel counting value in microseconds

Definition at line 457 of file `lpit_driver.c`.

#### 14.59.5.5 `uint32_t LPIT_DRV_GetInterruptFlagTimerChannels ( uint32_t instance, uint32_t mask )`

Gets the current interrupt flag of timer channels.

This function gets the current interrupt flag of timer channels. In compare modes, the flag sets to 1 at the end of the timer period. In capture modes, the flag sets to 1 when the trigger asserts.

**Parameters**

<i>in</i>	<i>instance</i>	LPIT module instance number.
<i>in</i>	<i>mask</i>	<p>The interrupt flag getting mask that decides which channels will be got interrupt flag.</p> <ul style="list-style-type: none"> <li>• For example: <ul style="list-style-type: none"> <li>– with mask = 0x01u then the interrupt flag of channel 0 only will be got</li> <li>– with mask = 0x02u then the interrupt flag of channel 1 only will be got</li> <li>– with mask = 0x03u then the interrupt flags of channel 0 and channel 1 will be got</li> </ul> </li> </ul>

**Returns**

Current the interrupt flag of timer channels

Definition at line 625 of file `lpit_driver.c`.

#### 14.59.5.6 `uint32_t LPIT_DRV_GetTimerPeriodByCount ( uint32_t instance, uint32_t channel )`

Gets the current timer channel period in count unit.

This function returns current period of timer channel given as argument.

**Parameters**

<i>in</i>	<i>instance</i>	LPIT module instance number
<i>in</i>	<i>channel</i>	Timer channel number

**Returns**

Timer channel period in count unit

Definition at line 558 of file `lpit_driver.c`.

#### 14.59.5.7 `uint64_t LPIT_DRV_GetTimerPeriodByUs ( uint32_t instance, uint32_t channel )`

Gets the timer channel period in microseconds.

This function gets the timer channel period in microseconds. The returned period here makes sense if the operation mode of timer channel is 32 bit periodic counter or dual 16 bit periodic counter.

**Parameters**

in	<i>instance</i>	LPIT module instance number
in	<i>channel</i>	Timer channel number

**Returns**

Timer channel period in microseconds

Definition at line 398 of file lpit\_driver.c.

**14.59.5.8 void LPIT\_DRV\_Init ( uint32\_t instance, const lpit\_user\_config\_t \* userConfig )**

Initializes the LPIT module.

This function resets LPIT module, enables the LPIT module, configures LPIT module operation in Debug and DOZE mode. The LPIT configuration structure shall be passed as arguments. This configuration structure affects all timer channels. This function should be called before calling any other LPIT driver function.

This is an example demonstrating how to define a LPIT configuration structure:

```
1 lpit_user_config_t lpitInit =
2 {
3     .enableRunInDebug = false,
4     .enableRunInDoze = true
5 };
```

**Parameters**

in	<i>instance</i>	LPIT module instance number.
in	<i>userConfig</i>	Pointer to LPIT configuration structure.

Definition at line 90 of file lpit\_driver.c.

**14.59.5.9 status\_t LPIT\_DRV\_InitChannel ( uint32\_t instance, uint32\_t channel, const lpit\_user\_channel\_config\_t \* userChannelConfig )**

Initializes the LPIT channel.

This function initializes the LPIT timers by using a channel, this function configures timer channel chaining, timer channel mode, timer channel period, interrupt generation, trigger source, trigger select, reload on trigger, stop on interrupt and start on trigger. The timer channel number and its configuration structure shall be passed as arguments. Timer channels do not start counting by default after calling this function. The function LPIT\_DRV\_StartTimerChannels must be called to start the timer channel counting. In order to re-configures the period, call the LPIT\_DRV\_SetTimerPeriodByUs or LPIT\_DRV\_SetTimerPeriodByCount.

This is an example demonstrating how to define a LPIT channel configuration structure:

```
1 lpit_user_channel_config_t lpitTestInit =
2 {
3     .timerMode = LPIT_PERIODIC_COUNTER,
4     .periodUnits = LPTT_PERIOD_UNITS_MICROSECONDS,
5     .period = 1000000U,
6     .triggerSource = LPIT_TRIGGER_SOURCE_INTERNAL,
7     .triggerSelect = 1U,
8     .enableReloadOnTrigger = false,
9     .enableStopOnInterrupt = false,
10    .enableStartOnTrigger = false,
11    .chainChannel = false,
12    .isInterruptEnabled = true
13 };
```

**Parameters**

in	<i>instance</i>	LPIT module instance number
in	<i>channel</i>	Timer channel number
in	<i>userChannel↔ Config</i>	Pointer to LPIT channel configuration structure

**Returns**

## Operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: The channel 0 is chained.
- STATUS\_ERROR: The input period is invalid.

Definition at line 152 of file lpit\_driver.c.

14.59.5.10 void LPIT\_DRV\_SetTimerPeriodByCount ( uint32\_t *instance*, uint32\_t *channel*, uint32\_t *count* )

Sets the timer channel period in count unit.

This function sets the timer channel period in count unit. The counter period of a running timer channel can be modified by first setting a new load value, the value will be loaded after the timer channel expires. To abort the current cycle and start a timer channel period with the new value, the timer channel must be disabled and enabled again.

**Parameters**

in	<i>instance</i>	LPIT module instance number
in	<i>channel</i>	Timer channel number
in	<i>count</i>	Timer channel period in count unit

Definition at line 504 of file lpit\_driver.c.

14.59.5.11 status\_t LPIT\_DRV\_SetTimerPeriodByUs ( uint32\_t *instance*, uint32\_t *channel*, uint32\_t *periodUs* )

Sets the timer channel period in microseconds.

This function sets the timer channel period in microseconds when timer channel mode is 32 bit periodic or dual 16 bit counter mode. The period range depends on the frequency of the LPIT functional clock and operation mode of timer channel. If the required period is out of range, use the suitable mode if applicable. This function is only valid for one single channel.

**Parameters**

in	<i>instance</i>	LPIT module instance number
in	<i>channel</i>	Timer channel number
in	<i>periodUs</i>	Timer channel period in microseconds

**Returns**

## Operation status

- STATUS\_SUCCESS: Input period of timer channel is valid.
- STATUS\_ERROR: Input period of timer channel is invalid.

Definition at line 274 of file lpit\_driver.c.

14.59.5.12 void LPIT\_DRV\_SetTimerPeriodInDual16ModeByCount ( uint32\_t *instance*, uint32\_t *channel*, uint16\_t *periodHigh*, uint16\_t *periodLow* )

Sets the timer channel period in count unit.

This function sets the timer channel period in count unit when timer channel mode is dual 16 periodic counter mode. The counter period of a running timer channel can be modified by first setting a new load value, the value will be loaded after the timer channel expires. To abort the current cycle and start a timer channel period with the new value, the timer channel must be disabled and enabled again.

#### Parameters

in	<i>instance</i>	LPIT module instance number
in	<i>channel</i>	Timer channel number
in	<i>periodHigh</i>	Period of higher 16 bit in count unit
in	<i>periodLow</i>	Period of lower 16 bit in count unit

Definition at line 532 of file lpit\_driver.c.

**14.59.5.13** `status_t LPIT_DRV_SetTimerPeriodInDual16ModeByUs ( uint32_t instance, uint32_t channel, uint16_t periodHigh, uint16_t periodLow )`

Sets the timer channel period in microseconds.

This function sets the timer channel period in microseconds when timer channel mode is dual 16 bit periodic counter mode. The period range depends on the frequency of the LPIT functional clock and operation mode of timer channel. If the required period is out of range, use the suitable mode if applicable. This function is only valid for one single channel.

#### Parameters

in	<i>instance</i>	LPIT module instance number
in	<i>channel</i>	Timer channel number
in	<i>periodHigh</i>	Period of higher 16 bit in microseconds
in	<i>periodLow</i>	Period of lower 16 bit in microseconds

#### Returns

Operation status

- STATUS\_SUCCESS: Input period of timer channel is valid.
- STATUS\_ERROR: Input period of timer channel is invalid.

Definition at line 345 of file lpit\_driver.c.

**14.59.5.14** `void LPIT_DRV_StartTimerChannels ( uint32_t instance, uint32_t mask )`

Starts the timer channel counting.

This function allows starting timer channels simultaneously . After calling this function, timer channels are going operate depend on mode and control bits which controls timer channel start, reload and restart.

#### Parameters

in	<i>instance</i>	LPIT module instance number
in	<i>mask</i>	Timer channels starting mask that decides which channels will be started <ul style="list-style-type: none"> <li>• For example: <ul style="list-style-type: none"> <li>– with mask = 0x01U then channel 0 will be started</li> <li>– with mask = 0x02U then channel 1 will be started</li> <li>– with mask = 0x03U then channel 0 and channel 1 will be started</li> </ul> </li> </ul>

Definition at line 224 of file lpit\_driver.c.

**14.59.5.15** `void LPIT_DRV_StopTimerChannels ( uint32_t instance, uint32_t mask )`

Stops the timer channel counting.

This function allows stop timer channels simultaneously from counting. Timer channels reload their periods respectively after the next time they call the `LPIT_DRV_StartTimerChannels`. Note that: In 32-bit Trigger Accumulator mode, the counter will load on the first trigger rising edge.

**Parameters**

<code>in</code>	<i>instance</i>	LPIT module instance number
<code>in</code>	<i>mask</i>	Timer channels stopping mask that decides which channels will be stopped <ul style="list-style-type: none"><li>• For example:<ul style="list-style-type: none"><li>– with mask = 0x01U then channel 0 will be stopped</li><li>– with mask = 0x02U then channel 1 will be stopped</li><li>– with mask = 0x03U then channel 0 and channel 1 will be stopped</li></ul></li></ul>

Definition at line 248 of file `lpit_driver.c`.

## 14.60 LPSPI Driver

### 14.60.1 Detailed Description

Low Power Serial Peripheral Interface Peripheral Driver.

#### Data Structures

- struct [lpspi\\_master\\_config\\_t](#)  
Data structure containing information about a device on the SPI bus. [More...](#)
- struct [lpspi\\_state\\_t](#)  
Runtime state structure for the LPSPI master driver. [More...](#)
- struct [lpspi\\_slave\\_config\\_t](#)  
User configuration structure for the SPI slave driver. Implements : [lpspi\\_slave\\_config\\_t\\_Class](#). [More...](#)

#### Enumerations

- enum [lpspi\\_which\\_pcs\\_t](#) { [LPSPI\\_PCS0](#) = 0U, [LPSPI\\_PCS1](#) = 1U, [LPSPI\\_PCS2](#) = 2U, [LPSPI\\_PCS3](#) = 3U }  
LPSPI Peripheral Chip Select (PCS) configuration (which PCS to configure). Implements : [lpspi\\_which\\_pcs\\_t\\_Class](#).
- enum [lpspi\\_signal\\_polarity\\_t](#) { [LPSPI\\_ACTIVE\\_HIGH](#) = 1U, [LPSPI\\_ACTIVE\\_LOW](#) = 0U }  
LPSPI Signal (PCS and Host Request) Polarity configuration. Implements : [lpspi\\_signal\\_polarity\\_t\\_Class](#).
- enum [lpspi\\_clock\\_phase\\_t](#) { [LPSPI\\_CLOCK\\_PHASE\\_1ST\\_EDGE](#) = 0U, [LPSPI\\_CLOCK\\_PHASE\\_2ND\\_EDGE](#) = 1U }  
LPSPI clock phase configuration. Implements : [lpspi\\_clock\\_phase\\_t\\_Class](#).
- enum [lpspi\\_sck\\_polarity\\_t](#) { [LPSPI\\_SCK\\_ACTIVE\\_HIGH](#) = 0U, [LPSPI\\_SCK\\_ACTIVE\\_LOW](#) = 1U }  
LPSPI Clock Signal (SCK) Polarity configuration. Implements : [lpspi\\_sck\\_polarity\\_t\\_Class](#).
- enum [lpspi\\_transfer\\_type](#) { [LPSPI\\_USING\\_DMA](#) = 0, [LPSPI\\_USING\\_INTERRUPTS](#) }
- enum [transfer\\_status\\_t](#) { [LPSPI\\_TRANSFER\\_OK](#) = 0U, [LPSPI\\_TRANSMIT\\_FAIL](#), [LPSPI\\_RECEIVE\\_FAIL](#) }  
Type of error reported by LPSPI.

#### Functions

- void [LPSPI\\_DRV\\_IRQHandler](#) (uint32\_t instance)  
The function [LPSPI\\_DRV\\_IRQHandler](#) passes IRQ control to either the master or slave driver.
- void [LPSPI\\_DRV\\_FillupTxBuffer](#) (uint32\_t instance)  
The function [LPSPI\\_DRV\\_FillupTxBuffer](#) writes data in TX hardware buffer depending on driver state and number of bytes remained to send.
- void [LPSPI\\_DRV\\_ReadRXBuffer](#) (uint32\_t instance)  
The function [LPSPI\\_DRV\\_ReadRXBuffer](#) reads data from RX hardware buffer and writes this data in RX software buffer.
- void [LPSPI\\_DRV\\_DisableTEIEInterrupts](#) (uint32\_t instance)  
Disable the TEIE interrupts at the end of a transfer. Disable the interrupts and clear the status for transmit/receive errors.
- void [LPSPI0\\_IRQHandler](#) (void)  
This function is the implementation of LPSPI0 handler named in startup code.
- void [LPSPI1\\_IRQHandler](#) (void)  
This function is the implementation of LPSPI1 handler named in startup code.
- void [LPSPI2\\_IRQHandler](#) (void)  
This function is the implementation of LPSPI2 handler named in startup code.

## Variables

- LPSPI\_Type \* [g\\_lpspiBase](#) [LPSPI\_INSTANCE\_COUNT]  
*Table of base pointers for SPI instances.*
- IRQn\_Type [g\\_lpspiIrqlId](#) [LPSPI\_INSTANCE\_COUNT]  
*Table to save LPSPI IRQ enumeration numbers defined in the CMSIS header file.*
- [lpspi\\_state\\_t](#) \* [g\\_lpspiStatePtr](#) [LPSPI\_INSTANCE\_COUNT]

## Initialization and shutdown

- status\_t [LPSPI\\_DRV\\_MasterInit](#) (uint32\_t instance, [lpspi\\_state\\_t](#) \*lpspiState, const [lpspi\\_master\\_config\\_t](#) \*spiConfig)  
*Initializes a LPSPI instance for interrupt driven master mode operation.*
- status\_t [LPSPI\\_DRV\\_MasterDeinit](#) (uint32\_t instance)  
*Shuts down a LPSPI instance.*
- status\_t [LPSPI\\_DRV\\_MasterSetDelay](#) (uint32\_t instance, uint32\_t delayBetweenTransfers, uint32\_t delaySCKtoPCS, uint32\_t delayPCStoSCK)  
*Configures the LPSPI master mode bus timing delay options.*

## Bus configuration

- status\_t [LPSPI\\_DRV\\_MasterConfigureBus](#) (uint32\_t instance, const [lpspi\\_master\\_config\\_t](#) \*spiConfig, uint32\_t \*calculatedBaudRate)  
*Configures the LPSPI port physical parameters to access a device on the bus when the LPSPI instance is configured for interrupt operation.*

## Blocking transfers

- status\_t [LPSPI\\_DRV\\_MasterTransferBlocking](#) (uint32\_t instance, const uint8\_t \*sendBuffer, uint8\_t \*receiveBuffer, uint16\_t transferByteCount, uint32\_t timeout)  
*Performs an interrupt driven blocking SPI master mode transfer.*

## Non-blocking transfers

- status\_t [LPSPI\\_DRV\\_MasterTransfer](#) (uint32\_t instance, const uint8\_t \*sendBuffer, uint8\_t \*receiveBuffer, uint16\_t transferByteCount)  
*Performs an interrupt driven non-blocking SPI master mode transfer.*
- status\_t [LPSPI\\_DRV\\_MasterGetTransferStatus](#) (uint32\_t instance, uint32\_t \*bytesRemained)  
*Returns whether the previous interrupt driven transfer is completed.*
- status\_t [LPSPI\\_DRV\\_MasterAbortTransfer](#) (uint32\_t instance)  
*Terminates an interrupt driven asynchronous transfer early.*
- void [LPSPI\\_DRV\\_MasterIRQHandler](#) (uint32\_t instance)  
*Interrupt handler for LPSPI master mode. This handler uses the buffers stored in the lpspi\_master\_state\_t structs to transfer data.*

## Initialization and shutdown

- status\_t [LPSPI\\_DRV\\_SlaveInit](#) (uint32\_t instance, [lpspi\\_state\\_t](#) \*lpspiState, const [lpspi\\_slave\\_config\\_t](#) \*slaveConfig)  
*Initializes a LPSPI instance for a slave mode operation, using interrupt mechanism.*
- status\_t [LPSPI\\_DRV\\_SlaveDeinit](#) (uint32\_t instance)  
*Shuts down an LPSPI instance interrupt mechanism.*

**Blocking transfers**

- status\_t [LPSPI\\_DRV\\_SlaveTransferBlocking](#) (uint32\_t instance, const uint8\_t \*sendBuffer, uint8\_t \*receiveBuffer, uint16\_t transferByteCount, uint32\_t timeout)

*Transfers data on LPSPI bus using interrupt and a blocking call.*

**Non-blocking transfers**

- void [LPSPI\\_DRV\\_SlaveIRQHandler](#) (uint32\_t instance)
 

*Interrupt handler for LPSPI slave mode. This handler uses the buffers stored in the `lpspi_master_state_t` structs to transfer data.*
- status\_t [LPSPI\\_DRV\\_SlaveTransfer](#) (uint32\_t instance, const uint8\_t \*sendBuffer, uint8\_t \*receiveBuffer, uint16\_t transferByteCount)
 

*Starts the transfer data on LPSPI bus using an interrupt and a non-blocking call.*
- status\_t [LPSPI\\_DRV\\_SlaveAbortTransfer](#) (uint32\_t instance)
 

*Aborts the transfer that started by a non-blocking call transfer function.*
- status\_t [LPSPI\\_DRV\\_SlaveGetTransferStatus](#) (uint32\_t instance, uint32\_t \*bytesRemained)
 

*Returns whether the previous transfer is finished.*

**14.60.2 Data Structure Documentation****14.60.2.1 struct `lpspi_master_config_t`**

Data structure containing information about a device on the SPI bus.

The user must populate these members to set up the LPSPI master and properly communicate with the SPI device.

Implements : `lpspi_master_config_t_Class`

Definition at line 52 of file `lpspi_master_driver.h`.

**Data Fields**

- uint32\_t [bitsPerSec](#)
- [lpspi\\_which\\_pcs\\_t](#) `whichPcs`
- [lpspi\\_signal\\_polarity\\_t](#) `pcsPolarity`
- bool [isPcsContinuous](#)
- uint16\_t [bitcount](#)
- uint32\_t [lpspiSrcClk](#)
- [lpspi\\_clock\\_phase\\_t](#) `clkPhase`
- [lpspi\\_sck\\_polarity\\_t](#) `clkPolarity`
- bool [lsbFirst](#)
- [lpspi\\_transfer\\_type](#) `transferType`
- uint8\_t [rxDMAChannel](#)
- uint8\_t [txDMAChannel](#)
- [spi\\_callback\\_t](#) `callback`
- void \* [callbackParam](#)

**Field Documentation****14.60.2.1.1 uint16\_t `bitcount`**

Number of bits/frame, minimum is 8-bits

Definition at line 58 of file `lpspi_master_driver.h`.

**14.60.2.1.2 uint32\_t bitsPerSec**

Baud rate in bits per second

Definition at line 54 of file `lpspi_master_driver.h`.

**14.60.2.1.3 spi\_callback\_t callback**

Select the callback to transfer complete

Definition at line 66 of file `lpspi_master_driver.h`.

**14.60.2.1.4 void\* callbackParam**

Select additional callback parameters if it's necessary

Definition at line 67 of file `lpspi_master_driver.h`.

**14.60.2.1.5 lpspi\_clock\_phase\_t clkPhase**

Selects which phase of clock to capture data

Definition at line 60 of file `lpspi_master_driver.h`.

**14.60.2.1.6 lpspi\_sck\_polarity\_t clkPolarity**

Selects clock polarity

Definition at line 61 of file `lpspi_master_driver.h`.

**14.60.2.1.7 bool isPcsContinuous**

Keeps PCS asserted until transfer complete

Definition at line 57 of file `lpspi_master_driver.h`.

**14.60.2.1.8 uint32\_t lpspiSrcClk**

Module source clock

Definition at line 59 of file `lpspi_master_driver.h`.

**14.60.2.1.9 bool lsbFirst**

Option to transmit LSB first

Definition at line 62 of file `lpspi_master_driver.h`.

**14.60.2.1.10 lpspi\_signal\_polarity\_t pcsPolarity**

PCS polarity

Definition at line 56 of file `lpspi_master_driver.h`.

**14.60.2.1.11 uint8\_t rxDMAChannel**

Channel number for DMA rx channel. If DMA mode isn't used this field will be ignored.

Definition at line 64 of file `lpspi_master_driver.h`.

**14.60.2.1.12 lpspi\_transfer\_type transferType**

Type of LPSPI transfer

Definition at line 63 of file `lpspi_master_driver.h`.

#### 14.60.2.1.13 uint8\_t txDMAChannel

Channel number for DMA tx channel. If DMA mode isn't used this field will be ignored.

Definition at line 65 of file `lpspi_master_driver.h`.

#### 14.60.2.1.14 lpspi\_which\_pcs\_t whichPcs

Selects which PCS to use

Definition at line 55 of file `lpspi_master_driver.h`.

#### 14.60.2.2 struct lpspi\_state\_t

Runtime state structure for the LPSPi master driver.

This structure holds data that is used by the LPSPi peripheral driver to communicate between the transfer function and the interrupt handler. The interrupt handler also uses this information to keep track of its progress. The user must pass the memory for this run-time state structure. The LPSPi master driver populates the members. Implements : `lpspi_state_t_Class`

Definition at line 127 of file `lpspi_shared_function.h`.

#### Data Fields

- `uint16_t bitsPerFrame`
- `uint16_t bytesPerFrame`
- `bool isPcsContinuous`
- `bool isBlocking`
- `uint32_t lpspiSrcClk`
- `volatile bool isTransferInProgress`
- `const uint8_t * txBuff`
- `uint8_t * rxBuff`
- `volatile uint16_t txCount`
- `volatile uint16_t rxCount`
- `volatile uint16_t txFrameCnt`
- `volatile uint16_t rxFrameCnt`
- `volatile bool lsb`
- `uint8_t fifoSize`
- `uint8_t rxDMAChannel`
- `uint8_t txDMAChannel`
- `lpspi_transfer_type transferType`
- `semaphore_t lpspiSemaphore`
- `transfer_status_t status`
- `spi_callback_t callback`
- `void * callbackParam`

#### Field Documentation

##### 14.60.2.2.1 uint16\_t bitsPerFrame

Number of bits per frame: 8- to 4096-bits; needed for TCR programming

Definition at line 129 of file `lpspi_shared_function.h`.

##### 14.60.2.2.2 uint16\_t bytesPerFrame

Number of bytes per frame: 1- to 512-bytes

Definition at line 131 of file `lpspi_shared_function.h`.

**14.60.2.2.3 spi\_callback\_t callback**

Select the callback to transfer complete

Definition at line 150 of file lpspi\_shared\_function.h.

**14.60.2.2.4 void\* callbackParam**

Select additional callback parameters if it's necessary

Definition at line 151 of file lpspi\_shared\_function.h.

**14.60.2.2.5 uint8\_t fifoSize**

RX/TX fifo size

Definition at line 144 of file lpspi\_shared\_function.h.

**14.60.2.2.6 bool isBlocking**

Save the transfer type

Definition at line 134 of file lpspi\_shared\_function.h.

**14.60.2.2.7 bool isPcsContinuous**

Option to keep chip select asserted until transfer complete; needed for TCR programming

Definition at line 132 of file lpspi\_shared\_function.h.

**14.60.2.2.8 volatile bool isTransferInProgress**

True if there is an active transfer

Definition at line 136 of file lpspi\_shared\_function.h.

**14.60.2.2.9 semaphore\_t lpspiSemaphore**

The semaphore used for blocking transfers

Definition at line 148 of file lpspi\_shared\_function.h.

**14.60.2.2.10 uint32\_t lpspiSrcClk**

Module source clock

Definition at line 135 of file lpspi\_shared\_function.h.

**14.60.2.2.11 volatile bool lsb**

True if first bit is LSB and false if first bit is MSB

Definition at line 143 of file lpspi\_shared\_function.h.

**14.60.2.2.12 uint8\_t\* rxBuff**

The buffer into which received bytes are placed

Definition at line 138 of file lpspi\_shared\_function.h.

**14.60.2.2.13 volatile uint16\_t rxCount**

Number of bytes remaining to receive

Definition at line 140 of file lpspi\_shared\_function.h.

**14.60.2.2.14** `uint8_t rxDMAChannel`

Channel number for DMA rx channel

Definition at line 145 of file `lpspi_shared_function.h`.

**14.60.2.2.15** `volatile uint16_t rxFrameCnt`

Number of bytes from current frame which were already received

Definition at line 142 of file `lpspi_shared_function.h`.

**14.60.2.2.16** `transfer_status_t status`

The status of the current

Definition at line 149 of file `lpspi_shared_function.h`.

**14.60.2.2.17** `lpspi_transfer_type transferType`

Type of LPSPI transfer

Definition at line 147 of file `lpspi_shared_function.h`.

**14.60.2.2.18** `const uint8_t* txBuff`

The buffer from which transmitted bytes are taken

Definition at line 137 of file `lpspi_shared_function.h`.

**14.60.2.2.19** `volatile uint16_t txCount`

Number of bytes remaining to send

Definition at line 139 of file `lpspi_shared_function.h`.

**14.60.2.2.20** `uint8_t txDMAChannel`

Channel number for DMA tx channel

Definition at line 146 of file `lpspi_shared_function.h`.

**14.60.2.2.21** `volatile uint16_t txFrameCnt`

Number of bytes from current frame which were already sent

Definition at line 141 of file `lpspi_shared_function.h`.

**14.60.2.3** `struct lpspi_slave_config_t`

User configuration structure for the SPI slave driver. Implements : `lpspi_slave_config_t_Class`.

Definition at line 50 of file `lpspi_slave_driver.h`.

**Data Fields**

- [lpspi\\_signal\\_polarity\\_t pcsPolarity](#)
- [uint16\\_t bitcount](#)
- [lpspi\\_clock\\_phase\\_t clkPhase](#)
- [lpspi\\_which\\_pcs\\_t whichPcs](#)
- [lpspi\\_sck\\_polarity\\_t clkPolarity](#)
- [bool lsbFirst](#)
- [lpspi\\_transfer\\_type transferType](#)
- [uint8\\_t rxDMAChannel](#)
- [uint8\\_t txDMAChannel](#)

- [spi\\_callback\\_t callback](#)
- `void *` [callbackParam](#)

#### Field Documentation

##### 14.60.2.3.1 `uint16_t bitcount`

Number of bits/frame, minimum is 8-bits

Definition at line 53 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.2 `spi_callback_t callback`

Select the callback to transfer complete

Definition at line 61 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.3 `void* callbackParam`

Select additional callback parameters if it's necessary

Definition at line 62 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.4 `lpspi_clock_phase_t clkPhase`

Selects which phase of clock to capture data

Definition at line 54 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.5 `lpspi_sck_polarity_t clkPolarity`

Selects clock polarity

Definition at line 56 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.6 `bool lsbFirst`

Option to transmit LSB first

Definition at line 57 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.7 `lpspi_signal_polarity_t pcsPolarity`

PCS polarity

Definition at line 52 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.8 `uint8_t rxDMAChannel`

Channel number for DMA rx channel. If DMA mode isn't used this field will be ignored.

Definition at line 59 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.9 `lpspi_transfer_type transferType`

Type of LPSPI transfer

Definition at line 58 of file `lpspi_slave_driver.h`.

##### 14.60.2.3.10 `uint8_t txDMAChannel`

Channel number for DMA tx channel. If DMA mode isn't used this field will be ignored.

Definition at line 60 of file `lpspi_slave_driver.h`.

14.60.2.3.11 `lpspi_which_pcs_t` whichPcs

Definition at line 55 of file `lpspi_slave_driver.h`.

## 14.60.3 Enumeration Type Documentation

14.60.3.1 `enum lpspi_clock_phase_t`

LPSPI clock phase configuration. Implements : `lpspi_clock_phase_t_Class`.

## Enumerator

***LPSPI\_CLOCK\_PHASE\_1ST\_EDGE*** Data captured on SCK 1st edge, changed on 2nd.

***LPSPI\_CLOCK\_PHASE\_2ND\_EDGE*** Data changed on SCK 1st edge, captured on 2nd.

Definition at line 83 of file `lpspi_shared_function.h`.

14.60.3.2 `enum lpspi_sck_polarity_t`

LPSPI Clock Signal (SCK) Polarity configuration. Implements : `lpspi_sck_polarity_t_Class`.

## Enumerator

***LPSPI\_SCK\_ACTIVE\_HIGH*** Signal is Active High (idles low).

***LPSPI\_SCK\_ACTIVE\_LOW*** Signal is Active Low (idles high).

Definition at line 92 of file `lpspi_shared_function.h`.

14.60.3.3 `enum lpspi_signal_polarity_t`

LPSPI Signal (PCS and Host Request) Polarity configuration. Implements : `lpspi_signal_polarity_t_Class`.

## Enumerator

***LPSPI\_ACTIVE\_HIGH*** Signal is Active High (idles low).

***LPSPI\_ACTIVE\_LOW*** Signal is Active Low (idles high).

Definition at line 74 of file `lpspi_shared_function.h`.

14.60.3.4 `enum lpspi_transfer_type`

Type of LPSPI transfer (based on interrupts or DMA). Implements : `lpspi_transfer_type_Class`.

## Enumerator

***LPSPI\_USING\_DMA*** The driver will use DMA to perform SPI transfer

***LPSPI\_USING\_INTERRUPTS*** The driver will use interrupts to perform SPI transfer

Definition at line 102 of file `lpspi_shared_function.h`.

14.60.3.5 `enum lpspi_which_pcs_t`

LPSPI Peripheral Chip Select (PCS) configuration (which PCS to configure). Implements : `lpspi_which_pcs_t_Class`.

## Enumerator

***LPSPI\_PCS0*** PCS[0]

***LPSPI\_PCS1*** PCS[1]

**LPSPI\_PCS2** PCS[2]

**LPSPI\_PCS3** PCS[3]

Definition at line 63 of file `lpspi_shared_function.h`.

#### 14.60.3.6 enum `transfer_status_t`

Type of error reported by LPSPI.

##### Enumerator

**LPSPI\_TRANSFER\_OK** Transfer OK

**LPSPI\_TRANSMIT\_FAIL** Error during transmission

**LPSPI\_RECEIVE\_FAIL** Error during reception

Definition at line 110 of file `lpspi_shared_function.h`.

#### 14.60.4 Function Documentation

##### 14.60.4.1 void `LPSPi0_IRQHandler ( void )`

This function is the implementation of LPSPi0 handler named in startup code.

It passes the instance to the shared LPSPI IRQ handler.

Definition at line 109 of file `lpspi_irq.c`.

##### 14.60.4.2 void `LPSPi1_IRQHandler ( void )`

This function is the implementation of LPSPi1 handler named in startup code.

It passes the instance to the shared LPSPI IRQ handler.

Definition at line 119 of file `lpspi_irq.c`.

##### 14.60.4.3 void `LPSPi2_IRQHandler ( void )`

This function is the implementation of LPSPi2 handler named in startup code.

It passes the instance to the shared LPSPI IRQ handler.

Definition at line 129 of file `lpspi_irq.c`.

##### 14.60.4.4 void `LPSPi_DRV_DisableTEIEInterrupts ( uint32_t instance )`

Disable the TEIE interrupts at the end of a transfer. Disable the interrupts and clear the status for transmit/receive errors.

Definition at line 261 of file `lpspi_shared_function.c`.

##### 14.60.4.5 void `LPSPi_DRV_FillupTxBuffer ( uint32_t instance )`

The function `LPSPi_DRV_FillupTxBuffer` writes data in TX hardware buffer depending on driver state and number of bytes remained to send.

The function `LPSPi_DRV_FillupTxBuffer` writes data in TX hardware buffer depending on driver state and number of bytes remained to send.

Definition at line 122 of file `lpspi_shared_function.c`.

##### 14.60.4.6 void `LPSPi_DRV_IRQHandler ( uint32_t instance )`

The function `LPSPi_DRV_IRQHandler` passes IRQ control to either the master or slave driver.

The address of the IRQ handlers are checked to make sure they are non-zero before they are called. If the IRQ handler's address is zero, it means that driver was not present in the link (because the IRQ handlers are marked as weak). This would actually be a program error, because it means the master/slave config for the IRQ was set incorrectly.

Definition at line 99 of file `lpspi_shared_function.c`.

#### 14.60.4.7 `status_t LPSPi_DRV_MasterAbortTransfer ( uint32_t instance )`

Terminates an interrupt driven asynchronous transfer early.

During an a-sync (non-blocking) transfer, the user has the option to terminate the transfer early if the transfer is still in progress.

##### Parameters

<i>instance</i>	The instance number of the LPSPi peripheral.
-----------------	--

##### Returns

`STATUS_SUCCESS` The transfer was successful, or `LPSPi_STATUS_NO_TRANSFER_IN_PROGRESS` No transfer is currently in progress.

Definition at line 560 of file `lpspi_master_driver.c`.

#### 14.60.4.8 `status_t LPSPi_DRV_MasterConfigureBus ( uint32_t instance, const lpspi_master_config_t * spiConfig, uint32_t * calculatedBaudRate )`

Configures the LPSPi port physical parameters to access a device on the bus when the LSPI instance is configured for interrupt operation.

In this function, the term "spiConfig" is used to indicate the SPI device for which the LPSPi master is communicating. This is an optional function as the spiConfig parameters are normally configured in the initialization function or the transfer functions, where these various functions would call the configure bus function. This is an example to set up the `lpspi_master_config_t` structure to call the `LPSPi_DRV_MasterConfigureBus` function by passing in these parameters:

```
1 lpspi_master_config_t spiConfig1;   You can also declare spiConfig2, spiConfig3, etc
2 spiConfig1.bitsPerSec = 500000;
3 spiConfig1.whichPcs = LPSPi_PCS0;
4 spiConfig1.pcsPolarity = LPSPi_ACTIVE_LOW;
5 spiConfig1.isPcsContinuous = false;
6 spiConfig1.bitCount = 16;
7 spiConfig1.clkPhase = LPSPi_CLOCK_PHASE_1ST_EDGE;
8 spiConfig1.clkPolarity = LPSPi_ACTIVE_HIGH;
9 spiConfig1.lsbFirst = false;
10 spiConfig1.transferType = LPSPi_USING_INTERRUPTS;
```

##### Parameters

<i>instance</i>	The instance number of the LPSPi peripheral.
<i>spiConfig</i>	Pointer to the spiConfig structure. This structure contains the settings for the SPI bus configuration. The SPI device parameters are the desired baud rate (in bits-per-sec), bits-per-frame, chip select attributes, clock attributes, and data shift direction.
<i>calculatedBaudRate</i>	The calculated baud rate passed back to the user to determine if the calculated baud rate is close enough to meet the needs. The baud rate never exceeds the desired baud rate.

##### Returns

`STATUS_SUCCESS` The transfer has completed successfully, or `STATUS_ERROR` if driver is error and needs to clean error.

Definition at line 311 of file `lpspi_master_driver.c`.

#### 14.60.4.9 `status_t LPSPI_DRV_MasterDeinit ( uint32_t instance )`

Shuts down a LPSPI instance.

This function resets the LPSPI peripheral, gates its clock, and disables the interrupt to the core. It first checks to see if a transfer is in progress and if so returns an error status.

##### Parameters

<i>instance</i>	The instance number of the LPSPI peripheral.
-----------------	--

##### Returns

STATUS\_SUCCESS The transfer has completed successfully, or STATUS\_BUSY The transfer is still in progress. STATUS\_ERROR if driver is error and needs to clean error.

Definition at line 191 of file `lpspi_master_driver.c`.

#### 14.60.4.10 `status_t LPSPI_DRV_MasterGetTransferStatus ( uint32_t instance, uint32_t * bytesRemained )`

Returns whether the previous interrupt driven transfer is completed.

When performing an a-sync (non-blocking) transfer, the user can call this function to ascertain the state of the current transfer: in progress (or busy) or complete (success). In addition, if the transfer is still in progress, the user can get the number of words that have been transferred up to now.

##### Parameters

<i>instance</i>	The instance number of the LPSPI peripheral.
<i>bytesRemained</i>	Pointer to a value that is filled in with the number of bytes that must be received.

##### Returns

STATUS\_SUCCESS The transfer has completed successfully, or STATUS\_BUSY The transfer is still in progress. `framesTransferred` is filled with the number of words that have been transferred so far.

Definition at line 532 of file `lpspi_master_driver.c`.

#### 14.60.4.11 `status_t LPSPI_DRV_MasterInit ( uint32_t instance, lpspi_state_t * lpspiState, const lpspi_master_config_t * spiConfig )`

Initializes a LPSPI instance for interrupt driven master mode operation.

This function uses an interrupt-driven method for transferring data. In this function, the term "spiConfig" is used to indicate the SPI device for which the LPSPI master is communicating. This function initializes the run-time state structure to track the ongoing transfers, un-gates the clock to the LPSPI module, resets the LPSPI module, configures the IRQ state structure, enables the module-level interrupt to the core, and enables the LPSPI module. This is an example to set up the `lpspi_master_state_t` and call the `LPSPI_DRV_MasterInit` function by passing in these parameters:

```

1 lpspi_master_state_t lpspiMasterState; <- the user allocates memory for this structure
2 lpspi_master_config_t spiConfig; Can declare more configs for use in transfer functions
3 spiConfig.bitsPerSec = 500000;
4 spiConfig.whichPcs = LPSPI_PCS0;
5 spiConfig.pcsPolarity = LPSPI_ACTIVE_LOW;
6 spiConfig.isPcsContinuous = false;
7 spiConfig.bitCount = 16;
8 spiConfig.clkPhase = LPSPI_CLOCK_PHASE_1ST_EDGE;
9 spiConfig.clkPolarity = LPSPI_ACTIVE_HIGH;
10 spiConfig.lsbFirst= false;
11 spiConfig.transferType = LPSPI_USING_INTERRUPTS;
12 LPSPI_DRV_MasterInit(masterInstance, &lpspiMasterState, &spiConfig);

```

## Parameters

<i>instance</i>	The instance number of the LPSPI peripheral.
<i>lpspiState</i>	The pointer to the LPSPI master driver state structure. The user passes the memory for this run-time state structure. The LPSPI master driver populates the members. This run-time state structure keeps track of the transfer in progress.
<i>spiConfig</i>	The data structure containing information about a device on the SPI bus

## Returns

An error code or STATUS\_SUCCESS.

Definition at line 140 of file lpspi\_master\_driver.c.

## 14.60.4.12 void LPSPI\_DRV\_MasterIRQHandler ( uint32\_t instance )

Interrupt handler for LPSPI master mode. This handler uses the buffers stored in the lpspi\_master\_state\_t structs to transfer data.

## Parameters

<i>instance</i>	The instance number of the LPSPI peripheral.
-----------------	--

Interrupt handler for LPSPI master mode. This handler uses the buffers stored in the lpspi\_master\_state\_t structs to transfer data.

Definition at line 795 of file lpspi\_master\_driver.c.

## 14.60.4.13 status\_t LPSPI\_DRV\_MasterSetDelay ( uint32\_t instance, uint32\_t delayBetweenTransfers, uint32\_t delaySCKtoPCS, uint32\_t delayPCStoSCK )

Configures the LPSPI master mode bus timing delay options.

This function involves the LPSPI module's delay options to "fine tune" some of the signal timings and match the timing needs of a slower peripheral device. This is an optional function that can be called after the LPSPI module has been initialized for master mode. The timings are adjusted in terms of cycles of the baud rate clock. The bus timing delays that can be adjusted are listed below:

SCK to PCS Delay: Adjustable delay option between the last edge of SCK to the de-assertion of the PCS signal.

PCS to SCK Delay: Adjustable delay option between the assertion of the PCS signal to the first SCK edge.

Delay between Transfers: Adjustable delay option between the de-assertion of the PCS signal for a frame to the assertion of the PCS signal for the next frame.

## Parameters

<i>instance</i>	The instance number of the LPSPI peripheral.
<i>delayBetweenTransfers</i>	Minimum delay between 2 transfers in microseconds
<i>delaySCKtoPCS</i>	Minimum delay between SCK and PCS
<i>delayPCStoSCK</i>	Minimum delay between PCS and SCK

## Returns

STATUS\_SUCCESS The transfer has completed successfully, or STATUS\_ERROR if driver is error and needs to clean error.

Definition at line 237 of file lpspi\_master\_driver.c.

## 14.60.4.14 status\_t LPSPI\_DRV\_MasterTransfer ( uint32\_t instance, const uint8\_t \* sendBuffer, uint8\_t \* receiveBuffer, uint16\_t transferByteCount )

Performs an interrupt driven non-blocking SPI master mode transfer.

This function simultaneously sends and receives data on the SPI bus, as SPI is naturally a full-duplex bus. The function returns immediately after initiating the transfer. The user needs to check whether the transfer is complete using the `LPSPi_DRV_MasterGetTransferStatus` function. This function allows the user to optionally pass in a SPI configuration structure which allows the user to change the SPI bus attributes in conjunction with initiating a SPI transfer. The difference between passing in the SPI configuration structure here as opposed to the `configure bus` function is that the `configure bus` function returns the calculated baud rate where this function does not. The user can also call the `configure bus` function prior to the transfer in which case the user would simply pass in a NULL to the transfer function's device structure parameter.

#### Parameters

<i>instance</i>	The instance number of the LPSPi peripheral.
<i>spiConfig</i>	Pointer to the SPI configuration structure. This structure contains the settings for the SPI bus configuration in this transfer. You may pass NULL for this parameter, in which case the current bus configuration is used unmodified. The device can be configured separately by calling the <code>LPSPi_DRV_MasterConfigureBus</code> function.
<i>sendBuffer</i>	The pointer to the data buffer of the data to send. You may pass NULL for this parameter and bytes with a value of 0 (zero) is sent.
<i>receiveBuffer</i>	Pointer to the buffer where the received bytes are stored. If you pass NULL for this parameter, the received bytes are ignored.
<i>transferByte↔ Count</i>	The number of bytes to send and receive.

#### Returns

`STATUS_SUCCESS` The transfer was successful, or `STATUS_BUSY` Cannot perform transfer because a transfer is already in progress

Definition at line 495 of file `lpspi_master_driver.c`.

14.60.4.15 `status_t LPSPi_DRV_MasterTransferBlocking ( uint32_t instance, const uint8_t * sendBuffer, uint8_t * receiveBuffer, uint16_t transferByteCount, uint32_t timeout )`

Performs an interrupt driven blocking SPI master mode transfer.

This function simultaneously sends and receives data on the SPI bus, as SPI is naturally a full-duplex bus. The function does not return until the transfer is complete. This function allows the user to optionally pass in a SPI configuration structure which allows the user to change the SPI bus attributes in conjunction with initiating a SPI transfer. The difference between passing in the SPI configuration structure here as opposed to the `configure bus` function is that the `configure bus` function returns the calculated baud rate where this function does not. The user can also call the `configure bus` function prior to the transfer in which case the user would simply pass in a NULL to the transfer function's device structure parameter.

#### Parameters

<i>instance</i>	The instance number of the LPSPi peripheral.
<i>sendBuffer</i>	The pointer to the data buffer of the data to send. You may pass NULL for this parameter and bytes with a value of 0 (zero) is sent.
<i>receiveBuffer</i>	Pointer to the buffer where the received bytes are stored. If you pass NULL for this parameter, the received bytes are ignored.
<i>transferByte↔ Count</i>	The number of bytes to send and receive.
<i>timeout</i>	A timeout for the transfer in milliseconds. If the transfer takes longer than this amount of time, the transfer is aborted and a <code>STATUS_TIMEOUT</code> error returned.

#### Returns

`STATUS_SUCCESS` The transfer was successful, or `STATUS_BUSY` Cannot perform transfer because a transfer is already in progress, or `STATUS_TIMEOUT` The transfer timed out and was aborted.

Definition at line 417 of file `lpspi_master_driver.c`.

#### 14.60.4.16 void LPSPi\_DRV\_ReadRXBuffer ( uint32\_t instance )

The function LPSPi\_DRV\_ReadRXBuffer reads data from RX hardware buffer and writes this data in RX software buffer.

The function LPSPi\_DRV\_ReadRXBuffer reads data from RX hardware buffer and writes this data in RX software buffer.

Definition at line 200 of file lpspi\_shared\_function.c.

#### 14.60.4.17 status\_t LPSPi\_DRV\_SlaveAbortTransfer ( uint32\_t instance )

Aborts the transfer that started by a non-blocking call transfer function.

This function stops the transfer which was started by the calling the SPI\_DRV\_SlaveTransfer() function.

##### Parameters

<i>instance</i>	The instance number of SPI peripheral
-----------------	---------------------------------------

##### Returns

STATUS\_SUCCESS if everything is OK.

Definition at line 432 of file lpspi\_slave\_driver.c.

#### 14.60.4.18 status\_t LPSPi\_DRV\_SlaveDeinit ( uint32\_t instance )

Shuts down an LPSPi instance interrupt mechanism.

Disables the LPSPi module, gates its clock, and changes the LPSPi slave driver state to NonInit for the LPSPi slave module which is initialized with interrupt mechanism. After de-initialization, the user can re-initialize the LPSPi slave module with other mechanisms.

##### Parameters

<i>instance</i>	The instance number of the LPSPi peripheral.
-----------------	--

##### Returns

STATUS\_SUCCESS if driver starts to send/receive data successfully. STATUS\_ERROR if driver is error and needs to clean error. STATUS\_BUSY if a transfer is in progress

Definition at line 175 of file lpspi\_slave\_driver.c.

#### 14.60.4.19 status\_t LPSPi\_DRV\_SlaveGetTransferStatus ( uint32\_t instance, uint32\_t \* bytesRemained )

Returns whether the previous transfer is finished.

When performing an a-sync transfer, the user can call this function to ascertain the state of the current transfer: in progress (or busy) or complete (success). In addition, if the transfer is still in progress, the user can get the number of words that have been transferred up to now.

##### Parameters

<i>instance</i>	The instance number of the LPSPi peripheral.
<i>bytesRemained</i>	Pointer to value that is filled in with the number of frames that have been sent in the active transfer. A frame is defined as the number of bits per frame.

##### Returns

STATUS\_SUCCESS The transfer has completed successfully, or STATUS\_BUSY The transfer is still in progress. STATUS\_ERROR if driver is error and needs to clean error.

Definition at line 468 of file lpspi\_slave\_driver.c.

14.60.4.20 `status_t LPSPI_DRV_SlaveInit ( uint32_t instance, lpspi_state_t * lpspiState, const lpspi_slave_config_t * slaveConfig )`

Initializes a LPSPI instance for a slave mode operation, using interrupt mechanism.

This function un-gates the clock to the LPSPI module, initializes the LPSPI for slave mode. After it is initialized, the LPSPI module is configured in slave mode and the user can start transmitting and receiving data by calling send, receive, and transfer functions. This function indicates LPSPI slave uses an interrupt mechanism.

#### Parameters

<i>instance</i>	The instance number of the LPSPI peripheral.
<i>lpspiState</i>	The pointer to the LPSPI slave driver state structure.
<i>slaveConfig</i>	The configuration structure <code>lpspi_slave_user_config_t</code> which configures the data bus format.

#### Returns

An error code or `STATUS_SUCCESS`.

Definition at line 103 of file `lpspi_slave_driver.c`.

14.60.4.21 `void LPSPI_DRV_SlaveIRQHandler ( uint32_t instance )`

Interrupt handler for LPSPI slave mode. This handler uses the buffers stored in the `lpspi_master_state_t` structs to transfer data.

#### Parameters

<i>instance</i>	The instance number of the LPSPI peripheral.
-----------------	--

Definition at line 371 of file `lpspi_slave_driver.c`.

14.60.4.22 `status_t LPSPI_DRV_SlaveTransfer ( uint32_t instance, const uint8_t * sendBuffer, uint8_t * receiveBuffer, uint16_t transferByteCount )`

Starts the transfer data on LPSPI bus using an interrupt and a non-blocking call.

#### Parameters

<i>instance</i>	The instance number of LPSPI peripheral
<i>sendBuffer</i>	The pointer to data that user wants to transmit.
<i>receiveBuffer</i>	The pointer to data that user wants to store received data.
<i>transferByteCount</i>	The number of bytes to send and receive.

#### Returns

`STATUS_SUCCESS` if driver starts to send/receive data successfully. `STATUS_ERROR` if driver is error and needs to clean error. `STATUS_BUSY` if a transfer is in progress

Definition at line 241 of file `lpspi_slave_driver.c`.

14.60.4.23 `status_t LPSPI_DRV_SlaveTransferBlocking ( uint32_t instance, const uint8_t * sendBuffer, uint8_t * receiveBuffer, uint16_t transferByteCount, uint32_t timeout )`

Transfers data on LPSPI bus using interrupt and a blocking call.

This function checks the driver status and mechanism, and transmits/receives data through the LPSPI bus. If the `sendBuffer` is NULL, the transmit process is ignored. If the `receiveBuffer` is NULL, the receive process is ignored. If both the `receiveBuffer` and the `sendBuffer` are available, the transmit and the receive progress is processed. If only the `receiveBuffer` is available, the receive is processed. Otherwise, the transmit is processed. This function only returns when the processes are completed. This function uses an interrupt mechanism.

## Parameters

<i>instance</i>	The instance number of LPSPi peripheral
<i>sendBuffer</i>	The pointer to data that user wants to transmit.
<i>receiveBuffer</i>	The pointer to data that user wants to store received data.
<i>transferByteCount</i>	The number of bytes to send and receive.
<i>timeout</i>	The maximum number of milliseconds that function waits before timed out reached.

## Returns

STATUS\_SUCCESS if driver starts to send/receive data successfully. STATUS\_ERROR if driver is error and needs to clean error. STATUS\_BUSY if a transfer is in progress STATUS\_TIMEOUT if time out reached while transferring is in progress.

Definition at line 203 of file `lpspi_slave_driver.c`.

## 14.60.5 Variable Documentation

## 14.60.5.1 LPSPi\_Type\* g\_lpspiBase[LPSPi\_INSTANCE\_COUNT]

Table of base pointers for SPI instances.

Definition at line 77 of file `lpspi_shared_function.c`.

## 14.60.5.2 IRQn\_Type g\_lpspiIrqlId[LPSPi\_INSTANCE\_COUNT]

Table to save LPSPi IRQ enumeration numbers defined in the CMSIS header file.

Definition at line 80 of file `lpspi_shared_function.c`.

## 14.60.5.3 lpspi\_state\_t\* g\_lpspiStatePtr[LPSPi\_INSTANCE\_COUNT]

Definition at line 83 of file `lpspi_shared_function.c`.

## 14.61 LPTMR Driver

### 14.61.1 Detailed Description

Low Power Timer Peripheral Driver.

The LPTMR is a configurable general-purpose 16-bit counter that has two operational modes: Timer and Pulse-Counter.

Depending on the configured operational mode, the counter in the LPTMR can be incremented using a clock input (Timer mode) or an event counter (external events like button presses or internal events from different trigger sources).

#### Timer Mode

In Timer mode, the LPTMR increments the internal counter from a selectable clock source. An optional 16-bit prescaler can be configured.

#### Pulse-Counter Mode

In Pulse-Counter Mode, the LPTMR counter increments from a selectable trigger source, input pin, which can be an external event (like a button press) or internal events (like triggers from TRGMUX).

An optional 16-bit glitch-filter can be configured to reject events that have a duration below a set period.

#### Initialization prerequisites

Before configuring the LPTMR, the peripheral clock must be enabled from the PCC module.

The peripheral clock must not be confused with the counter clock, which is selectable within the LPTMR.

#### Driver configuration

The LPTMR driver allows configuring the LPTMR for Pulse-Counter Mode or Timer Mode via the general configuration structure.

Configurable options:

- work mode (timer or pulse-counter)
- enable interrupts and DMA requests
- free running mode (overflow mode of the counter)
- compare value (interrupt generation on counter value)
- compare value measurement units (counter ticks or microseconds)
- input clock selection
- prescaler/glitch filter configuration
- enable bypass prescaler
- pin select (for pulse-counter mode)
- input pin and polarity (for pulse-counter mode)

```

/* LPTMR initialization of config structure */
lptmr_config_t config = {
    .workMode = LPTMR_WORKMODE_TIMER,
    .dmaRequest = false,
    .interruptEnable = false,
    .freeRun = false,
    .compareValue = 1000U,
    .counterUnits = LPTMR_COUNTER_UNITS_TICKS,
    .clockSelect = LPTMR_CLOCKSOURCE_SIRCDIV2,
    .prescaler = LPTMR_PRESCALE_2,
    .bypassPrescaler = false,

```

```

    .pinSelect = LPTMR_PINSELECT_TRGMUX,
    .pinPolarity = LPTMR_PINPOLARITY_RISING,
};

/* Enable peripheral clock for LPTMR */
PCC_HAL_SetClockSourceSel(PCC, PCC_LPTMR0_CLOCK, CLK_SRC_FIRC);
PCC_HAL_SetClockMode(PCC, PCC_LPTMR0_CLOCK, true);

/* Initialize the LPTMR and start the counter in a separate operation */
status = LPTMR_DRV_Init(0, &config, false);
LPTMR_DRV_StartCounter(0);

```

## API

Some of the features exposed by the API are targeted specifically for Timer Mode or Pulse-Counter Mode. For example, configuring the Compare Value in microseconds makes sense only for Timer Mode, so therefore it is restricted for use in Pulse-Counter mode.

For any invalid configuration the functions will either return an error code or trigger DEV\_ASSERT (if enabled). For more details, please refer to each function description.

## Data Structures

- struct [lptmr\\_config\\_t](#)

*Defines the configuration structure for LPTMR. [More...](#)*

## Enumerations

- enum [lptmr\\_pinselect\\_t](#) { [LPTMR\\_PINSELECT\\_TRGMUX](#) = 0x00u, [LPTMR\\_PINSELECT\\_ALT1](#) = 0x01u, [LPTMR\\_PINSELECT\\_ALT2](#) = 0x02u, [LPTMR\\_PINSELECT\\_ALT3](#) = 0x03u }

*Pulse Counter Input selection Implements : [lptmr\\_pinselect\\_t](#) Class.*

- enum [lptmr\\_pinpolarity\\_t](#) { [LPTMR\\_PINPOLARITY\\_RISING](#) = 0u, [LPTMR\\_PINPOLARITY\\_FALLING](#) = 1u }

*Pulse Counter input polarity Implements : [lptmr\\_pinpolarity\\_t](#) Class.*

- enum [lptmr\\_workmode\\_t](#) { [LPTMR\\_WORKMODE\\_TIMER](#) = 0u, [LPTMR\\_WORKMODE\\_PULSECOUNTER](#) = 1u }

*Work Mode Implements : [lptmr\\_workmode\\_t](#) Class.*

- enum [lptmr\\_prescaler\\_t](#) { [LPTMR\\_PRESCALE\\_2](#) = 0x00u, [LPTMR\\_PRESCALE\\_4\\_GLITCHFILTER\\_2](#) = 0x01u, [LPTMR\\_PRESCALE\\_8\\_GLITCHFILTER\\_4](#) = 0x02u, [LPTMR\\_PRESCALE\\_16\\_GLITCHFILTER\\_8](#) = 0x03u, [LPTMR\\_PRESCALE\\_32\\_GLITCHFILTER\\_16](#) = 0x04u, [LPTMR\\_PRESCALE\\_64\\_GLITCHFILTER\\_32](#) = 0x05u, [LPTMR\\_PRESCALE\\_128\\_GLITCHFILTER\\_64](#) = 0x06u, [LPTMR\\_PRESCALE\\_256\\_GLITCHFILTER\\_128](#) = 0x07u, [LPTMR\\_PRESCALE\\_512\\_GLITCHFILTER\\_256](#) = 0x08u, [LPTMR\\_PRESCALE\\_1024\\_GLITCHFILTER\\_512](#) = 0x09u, [LPTMR\\_PRESCALE\\_2048\\_GLITCHFILTER\\_1024](#) = 0x0Au, [LPTMR\\_PRESCALE\\_4096\\_GLITCHFILTER\\_2048](#) = 0x0Bu, [LPTMR\\_PRESCALE\\_8192\\_GLITCHFILTER\\_4096](#) = 0x0Cu, [LPTMR\\_PRESCALE\\_16384\\_GLITCHFILTER\\_8192](#) = 0x0Du, [LPTMR\\_PRESCALE\\_32768\\_GLITCHFILTER\\_16384](#) = 0x0Eu, [LPTMR\\_PRESCALE\\_65536\\_GLITCHFILTER\\_32768](#) = 0x0Fu }

*Prescaler Selection Implements : [lptmr\\_prescaler\\_t](#) Class.*

- enum [lptmr\\_clocksource\\_t](#) { [LPTMR\\_CLOCKSOURCE\\_SIRCDIV2](#) = 0x00u, [LPTMR\\_CLOCKSOURCE\\_1\\_KHZ\\_LPO](#) = 0x01u, [LPTMR\\_CLOCKSOURCE\\_RTC](#) = 0x02u, [LPTMR\\_CLOCKSOURCE\\_PCC](#) = 0x03u }

*Clock Source selection Implements : [lptmr\\_clocksource\\_t](#) Class.*

- enum [lptmr\\_counter\\_units\\_t](#) { [LPTMR\\_COUNTER\\_UNITS\\_TICKS](#) = 0x00U, [LPTMR\\_COUNTER\\_UNITS\\_MICROSECONDS](#) = 0x01U }

*Defines the LPTMR counter units available for configuring or reading the timer compare value.*

## LPTMR Driver Functions

- void [LPTMR\\_DRV\\_InitConfigStruct](#) ([lptmr\\_config\\_t](#) \*const config)
  - Initialize a configuration structure with default values.*
- void [LPTMR\\_DRV\\_Init](#) (const [uint32\\_t](#) instance, const [lptmr\\_config\\_t](#) \*const config, const bool startCounter)
  - Initialize a LPTMR instance with values from an input configuration structure.*
- void [LPTMR\\_DRV\\_SetConfig](#) (const [uint32\\_t](#) instance, const [lptmr\\_config\\_t](#) \*const config)
  - Configure a LPTMR instance.*
- void [LPTMR\\_DRV\\_GetConfig](#) (const [uint32\\_t](#) instance, [lptmr\\_config\\_t](#) \*const config)
  - Get the current configuration of a LPTMR instance.*
- void [LPTMR\\_DRV\\_Deinit](#) (const [uint32\\_t](#) instance)
  - De-initialize a LPTMR instance.*
- [status\\_t](#) [LPTMR\\_DRV\\_SetCompareValueByCount](#) (const [uint32\\_t](#) instance, const [uint16\\_t](#) compareValue↵ByCount)
  - Set the compare value in counter tick units, for a LPTMR instance.*
- void [LPTMR\\_DRV\\_GetCompareValueByCount](#) (const [uint32\\_t](#) instance, [uint16\\_t](#) \*const compareValueBy↵Count)
  - Get the compare value in counter tick units, of a LPTMR instance.*
- [status\\_t](#) [LPTMR\\_DRV\\_SetCompareValueByUs](#) (const [uint32\\_t](#) instance, const [uint32\\_t](#) compareValueUs)
  - Set the compare value for Timer Mode in microseconds, for a LPTMR instance.*
- void [LPTMR\\_DRV\\_GetCompareValueByUs](#) (const [uint32\\_t](#) instance, [uint32\\_t](#) \*const compareValueUs)
  - Get the compare value in microseconds, of a LPTMR instance.*
- bool [LPTMR\\_DRV\\_GetCompareFlag](#) (const [uint32\\_t](#) instance)
  - Get the current state of the Compare Flag of a LPTMR instance.*
- void [LPTMR\\_DRV\\_ClearCompareFlag](#) (const [uint32\\_t](#) instance)
  - Clear the Compare Flag of a LPTMR instance.*
- bool [LPTMR\\_DRV\\_IsRunning](#) (const [uint32\\_t](#) instance)
  - Get the run state of a LPTMR instance.*
- void [LPTMR\\_DRV\\_SetInterrupt](#) (const [uint32\\_t](#) instance, const bool enableInterrupt)
  - Enable/disable the LPTMR interrupt.*
- [uint16\\_t](#) [LPTMR\\_DRV\\_GetCounterValueByCount](#) (const [uint32\\_t](#) instance)
  - Get the current counter value in counter tick units.*
- void [LPTMR\\_DRV\\_StartCounter](#) (const [uint32\\_t](#) instance)
  - Enable the LPTMR / Start the counter.*
- void [LPTMR\\_DRV\\_StopCounter](#) (const [uint32\\_t](#) instance)
  - Disable the LPTMR / Stop the counter.*
- void [LPTMR\\_DRV\\_SetPinConfiguration](#) (const [uint32\\_t](#) instance, const [lptmr\\_pinselect\\_t](#) pinSelect, const [lptmr\\_pinpolarity\\_t](#) pinPolarity)
  - Set the Input Pin configuration for Pulse Counter mode.*

### 14.61.2 Data Structure Documentation

#### 14.61.2.1 struct [lptmr\\_config\\_t](#)

Defines the configuration structure for LPTMR.

Implements : [lptmr\\_config\\_t\\_Class](#)

Definition at line 111 of file [lptmr\\_driver.h](#).

### Data Fields

- bool [dmaRequest](#)
- bool [interruptEnable](#)
- bool [freeRun](#)
- [lptmr\\_workmode\\_t](#) [workMode](#)
- [lptmr\\_clocksource\\_t](#) [clockSelect](#)
- [lptmr\\_prescaler\\_t](#) [prescaler](#)
- bool [bypassPrescaler](#)
- [uint32\\_t](#) [compareValue](#)
- [lptmr\\_counter\\_units\\_t](#) [counterUnits](#)
- [lptmr\\_pinselect\\_t](#) [pinSelect](#)
- [lptmr\\_pinpolarity\\_t](#) [pinPolarity](#)

### Field Documentation

#### 14.61.2.1.1 bool [bypassPrescaler](#)

Enable/Disable prescaler bypass

Definition at line 121 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.2 [lptmr\\_clocksource\\_t](#) [clockSelect](#)

Clock selection for Timer/Glitch filter

Definition at line 119 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.3 [uint32\\_t](#) [compareValue](#)

Compare value

Definition at line 122 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.4 [lptmr\\_counter\\_units\\_t](#) [counterUnits](#)

Compare value units

Definition at line 123 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.5 bool [dmaRequest](#)

Enable/Disable DMA requests

Definition at line 114 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.6 bool [freeRun](#)

Enable/Disable Free Running Mode

Definition at line 116 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.7 bool [interruptEnable](#)

Enable/Disable Interrupt

Definition at line 115 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.8 [lptmr\\_pinpolarity\\_t](#) [pinPolarity](#)

Pin Polarity for Pulse-Counter

Definition at line 126 of file [lptmr\\_driver.h](#).

#### 14.61.2.1.9 `lptmr_pinselect_t` pinSelect

Pin selection for Pulse-Counter

Definition at line 125 of file `lptmr_driver.h`.

#### 14.61.2.1.10 `lptmr_prescaler_t` prescaler

Prescaler Selection

Definition at line 120 of file `lptmr_driver.h`.

#### 14.61.2.1.11 `lptmr_workmode_t` workMode

Time/Pulse Counter Mode

Definition at line 117 of file `lptmr_driver.h`.

### 14.61.3 Enumeration Type Documentation

#### 14.61.3.1 `enum lptmr_clocksource_t`

Clock Source selection Implements : `lptmr_clocksource_t_Class`.

Enumerator

**`LPTMR_CLOCKSOURCE_SIRCDIV2`** SIRC clock  
**`LPTMR_CLOCKSOURCE_1KHZ_LPO`** 1kHz LPO clock  
**`LPTMR_CLOCKSOURCE_RTC`** RTC clock  
**`LPTMR_CLOCKSOURCE_PCC`** PCC configured clock

Definition at line 88 of file `lptmr_driver.h`.

#### 14.61.3.2 `enum lptmr_counter_units_t`

Defines the LPTMR counter units available for configuring or reading the timer compare value.

Implements : `lptmr_counter_units_t_Class`

Enumerator

**`LPTMR_COUNTER_UNITS_TICKS`**  
**`LPTMR_COUNTER_UNITS_MICROSECONDS`**

Definition at line 100 of file `lptmr_driver.h`.

#### 14.61.3.3 `enum lptmr_pinpolarity_t`

Pulse Counter input polarity Implements : `lptmr_pinpolarity_t_Class`.

Enumerator

**`LPTMR_PINPOLARITY_RISING`** Count pulse on rising edge  
**`LPTMR_PINPOLARITY_FALLING`** Count pulse on falling edge

Definition at line 50 of file `lptmr_driver.h`.

#### 14.61.3.4 `enum lptmr_pinselect_t`

Pulse Counter Input selection Implements : `lptmr_pinselect_t_Class`.

## Enumerator

**LPTMR\_PINSELECT\_TRGMUX** Count pulses from TRGMUX trigger  
**LPTMR\_PINSELECT\_ALT1** Count pulses from pin alternative 1  
**LPTMR\_PINSELECT\_ALT2** Count pulses from pin alternative 2  
**LPTMR\_PINSELECT\_ALT3** Count pulses from pin alternative 3

Definition at line 40 of file lptmr\_driver.h.

## 14.61.3.5 enum lptmr\_prescaler\_t

Prescaler Selection Implements : lptmr\_prescaler\_t\_Class.

## Enumerator

**LPTMR\_PRESCALE\_2** Timer mode: prescaler 2, Glitch filter mode: invalid  
**LPTMR\_PRESCALE\_4\_GLITCHFILTER\_2** Timer mode: prescaler 4, Glitch filter mode: 2 clocks  
**LPTMR\_PRESCALE\_8\_GLITCHFILTER\_4** Timer mode: prescaler 8, Glitch filter mode: 4 clocks  
**LPTMR\_PRESCALE\_16\_GLITCHFILTER\_8** Timer mode: prescaler 16, Glitch filter mode: 8 clocks  
**LPTMR\_PRESCALE\_32\_GLITCHFILTER\_16** Timer mode: prescaler 32, Glitch filter mode: 16 clocks  
**LPTMR\_PRESCALE\_64\_GLITCHFILTER\_32** Timer mode: prescaler 64, Glitch filter mode: 32 clocks  
**LPTMR\_PRESCALE\_128\_GLITCHFILTER\_64** Timer mode: prescaler 128, Glitch filter mode: 64 clocks  
**LPTMR\_PRESCALE\_256\_GLITCHFILTER\_128** Timer mode: prescaler 256, Glitch filter mode: 128 clocks  
**LPTMR\_PRESCALE\_512\_GLITCHFILTER\_256** Timer mode: prescaler 512, Glitch filter mode: 256 clocks  
**LPTMR\_PRESCALE\_1024\_GLITCHFILTER\_512** Timer mode: prescaler 1024, Glitch filter mode: 512 clocks

**LPTMR\_PRESCALE\_2048\_GLITCHFILTER\_1024** Timer mode: prescaler 2048, Glitch filter mode: 1024 clocks  
**LPTMR\_PRESCALE\_4096\_GLITCHFILTER\_2048** Timer mode: prescaler 4096, Glitch filter mode: 2048 clocks  
**LPTMR\_PRESCALE\_8192\_GLITCHFILTER\_4096** Timer mode: prescaler 8192, Glitch filter mode: 4096 clocks  
**LPTMR\_PRESCALE\_16384\_GLITCHFILTER\_8192** Timer mode: prescaler 16384, Glitch filter mode: 8192 clocks  
**LPTMR\_PRESCALE\_32768\_GLITCHFILTER\_16384** Timer mode: prescaler 32768, Glitch filter mode↔ : 16384 clocks  
**LPTMR\_PRESCALE\_65536\_GLITCHFILTER\_32768** Timer mode: prescaler 65536, Glitch filter mode↔ : 32768 clocks

Definition at line 66 of file lptmr\_driver.h.

## 14.61.3.6 enum lptmr\_workmode\_t

Work Mode Implements : lptmr\_workmode\_t\_Class.

## Enumerator

**LPTMR\_WORKMODE\_TIMER** Timer  
**LPTMR\_WORKMODE\_PULSECOUNTER** Pulse counter

Definition at line 58 of file lptmr\_driver.h.

## 14.61.4 Function Documentation

## 14.61.4.1 void LPTMR\_DRV\_ClearCompareFlag ( const uint32\_t instance )

Clear the Compare Flag of a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
----	-----------------	-------------------------

**14.61.4.2 void LPTMR\_DRV\_Deinit ( const uint32\_t *instance* )**

De-initialize a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
----	-----------------	-------------------------

**14.61.4.3 bool LPTMR\_DRV\_GetCompareFlag ( const uint32\_t *instance* )**

Get the current state of the Compare Flag of a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
----	-----------------	-------------------------

**Returns**

The state of the Compare Flag

**14.61.4.4 void LPTMR\_DRV\_GetCompareValueByCount ( const uint32\_t *instance*, uint16\_t \*const *compareValueByCount* )**

Get the compare value in counter tick units, of a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
out	<i>compareValueByCount</i>	- Pointer to current compare value, in counter ticks

**14.61.4.5 void LPTMR\_DRV\_GetCompareValueByUs ( const uint32\_t *instance*, uint32\_t \*const *compareValueUs* )**

Get the compare value in microseconds, of a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
out	<i>compareValueUs</i>	- Pointer to current compare value, in microseconds

**14.61.4.6 void LPTMR\_DRV\_GetConfig ( const uint32\_t *instance*, lptmr\_config\_t \*const *config* )**

Get the current configuration of a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
out	<i>config</i>	- Pointer to the output configuration structure

**14.61.4.7 uint16\_t LPTMR\_DRV\_GetCounterValueByCount ( const uint32\_t *instance* )**

Get the current counter value in counter tick units.

**Parameters**

<i>in</i>	<i>instance</i>	- LPTMR instance number
-----------	-----------------	-------------------------

**Returns**

The current counter value

**14.61.4.8 void LPTMR\_DRV\_Init ( const uint32\_t *instance*, const lptmr\_config\_t \*const *config*, const bool *startCounter* )**

Initialize a LPTMR instance with values from an input configuration structure.

When (counterUnits == LPTMR\_COUNTER\_UNITS\_MICROSECONDS) the function will automatically configure the timer for the input compareValue in microseconds. The input params for 'prescaler' and 'bypassPrescaler' will be ignored - their values will be adapted by the function, to best fit the input compareValue (in microseconds) for the operating clock frequency.

LPTMR\_COUNTER\_UNITS\_MICROSECONDS may only be used for LPTMR\_WORKMODE\_TIMER mode. Otherwise the function shall not convert 'compareValue' in ticks and this is likely to cause erroneous behavior.

When (counterUnits == LPTMR\_COUNTER\_UNITS\_TICKS) the function will use the 'prescaler' and 'bypassPrescaler' provided in the input config structure.

**Parameters**

<i>in</i>	<i>instance</i>	- LPTMR instance number
<i>in</i>	<i>config</i>	- Pointer to the input configuration structure
<i>in</i>	<i>startCounter</i>	- Flag for starting the counter immediately after configuration

**14.61.4.9 void LPTMR\_DRV\_InitConfigStruct ( lptmr\_config\_t \*const *config* )**

Initialize a configuration structure with default values.

**Parameters**

<i>out</i>	<i>config</i>	- Pointer to the configuration structure to be initialized
------------	---------------	--

**14.61.4.10 bool LPTMR\_DRV\_IsRunning ( const uint32\_t *instance* )**

Get the run state of a LPTMR instance.

**Parameters**

<i>in</i>	<i>instance</i>	- LPTMR instance number
-----------	-----------------	-------------------------

**Returns**

The run state of the LPTMR instance:

- true: Timer/Counter started
- false: Timer/Counter stopped

**14.61.4.11 status\_t LPTMR\_DRV\_SetCompareValueByCount ( const uint32\_t *instance*, const uint16\_t *compareValueByCount* )**

Set the compare value in counter tick units, for a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
in	<i>compareValue</i> ↔ <i>ByCount</i>	- The compare value in counter ticks, to be written

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: completed successfully
- STATUS\_ERROR: cannot reconfigure compare value (TCF not set)
- STATUS\_TIMEOUT: compare value greater then current counter value

#### 14.61.4.12 status\_t LPTMR\_DRV\_SetCompareValueByUs ( const uint32\_t instance, const uint32\_t compareValueUs )

Set the compare value for Timer Mode in microseconds, for a LPTMR instance.

**Parameters**

in	<i>instance</i>	- LPTMR peripheral instance number
in	<i>compareValue</i> ↔ <i>Us</i>	- Compare value in microseconds

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: completed successfully
- STATUS\_ERROR: cannot reconfigure compare value
- STATUS\_TIMEOUT: compare value greater then current counter value

#### 14.61.4.13 void LPTMR\_DRV\_SetConfig ( const uint32\_t instance, const lptmr\_config\_t \*const config )

Configure a LPTMR instance.

When (counterUnits == LPTMR\_COUNTER\_UNITS\_MICROSECONDS) the function will automatically configure the timer for the input compareValue in microseconds. The input params for 'prescaler' and 'bypassPrescaler' will be ignored - their values will be adapted by the function, to best fit the input compareValue (in microseconds) for the operating clock frequency.

LPTMR\_COUNTER\_UNITS\_MICROSECONDS may only be used for LPTMR\_WORKMODE\_TIMER mode. Otherwise the function shall not convert 'compareValue' in ticks and this is likely to cause erroneous behavior.

When (counterUnits == LPTMR\_COUNTER\_UNITS\_TICKS) the function will use the 'prescaler' and 'bypassPrescaler' provided in the input config structure.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
in	<i>config</i>	- Pointer to the input configuration structure

#### 14.61.4.14 void LPTMR\_DRV\_SetInterrupt ( const uint32\_t instance, const bool enableInterrupt )

Enable/disable the LPTMR interrupt.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
----	-----------------	-------------------------

in	<i>enableInterrupt</i>	- The new state of the LPTMR interrupt enable flag.
----	------------------------	---

14.61.4.15 void LPTMR\_DRV\_SetPinConfiguration ( const uint32\_t *instance*, const lptmr\_pinselect\_t *pinSelect*, const lptmr\_pinpolarity\_t *pinPolarity* )

Set the Input Pin configuration for Pulse Counter mode.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
in	<i>pinSelect</i>	- LPTMR pin selection
in	<i>pinPolarity</i>	- Polarity on which to increment counter (rising/falling edge)

14.61.4.16 void LPTMR\_DRV\_StartCounter ( const uint32\_t *instance* )

Enable the LPTMR / Start the counter.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
----	-----------------	-------------------------

14.61.4.17 void LPTMR\_DRV\_StopCounter ( const uint32\_t *instance* )

Disable the LPTMR / Stop the counter.

**Parameters**

in	<i>instance</i>	- LPTMR instance number
----	-----------------	-------------------------

## 14.62 LPUART Driver

### 14.62.1 Detailed Description

This module covers the functionality of the Low Power Universal Asynchronous Receiver-Transmitter (LPUART) peripheral driver.

The LPUART driver implements serial communication using the LPUART module in the S32144K processor.

#### Features

- Interrupt based and polling communication
- Provides blocking and non-blocking transmit and receive functions
- Configurable baud rate
- 8/9/10 bits per char

#### Functionality

In order to use the LPUART driver it must be first initialized, using [LPUART\\_DRV\\_Init\(\)](#) function. Once initialized, it cannot be initialized again for the same LPUART module instance until it is de-initialized, using [LPUART\\_DRV\\_Deinit\(\)](#). The initialization function does the following operations:

- sets the baud rate
- sets parity/bit count/stop bits count
- initializes the state structure for the current instance
- enables receiver/transmitter for the current instance Different LPUART module instances can function independently of each other.

#### Interrupt-based communication

After initialization, a serial communication can be triggered by calling [LPUART\\_DRV\\_SendData](#) function; this will save the reference of the data buffer received as parameter in the internal tx buffer pointer, then copy the first byte to the data register. The hw tranceiver then automatically shifts the data and triggers a 'Transmit buffer empty' interrupt when all bits are shifted. The drivers interrupt handler takes care of transmitting the next byte in the buffer, by increasing the data pointer and decreasing the data size. The same sequence of operations is executed until all bytes in the tx buffer have been transmitted.

Similarly, data reception is triggered by calling [LPUART\\_DRV\\_ReceiveData](#) function, passing the rx buffer as parameter. When the tranceiver copies the received bits in the data register, the 'Receive buffer full' interrupt is triggered; the driver irq handler clears the flag by reading the received byte, saves it in the rx buffer, then increments the data pointer and decrements the data size. This is repeated until all bytes are received.

The workflow applies to send/receive operations using blocking method (triggered by [LPUART\\_DRV\\_SendDataBlocking](#) and [LPUART\\_DRV\\_ReceiveDataBlocking](#)), with the single difference that the send/receive function will not return until the send/receive operation is complete (all bytes are successfully transferred or a timeout occurred). The timeout for the blocking method is passed as parameter by the user.

If a user callback is installed for rx/tx, the callback has to take care of data handling and aborting the transfer when complete; the driver irq handler does not manipulate the buffers in this case. A target usecase here would be receiving an indefinite number of bytes; the user rx callback will be called by the driver each time a character is received and the application needs to call [LPUART\\_DRV\\_AbortReceivingData](#) in order to stop the reception.

#### DMA-based communication

In DMA operation, both blocking and non-blocking transmission methods configure a DMA channel to copy data from the buffer to the data register (for tx), or viceversa (for rx). The driver assumes the DMA channel is already allocated and the proper requests are routed to it via DMAMUX. After configuring the DMA channel, the driver enables DMA

requests for rx/tx, then the DMA engine takes care of moving data to/from the data buffer. In this scenario, the callback is only called when the full transmission is done, that is when the DMA channel finishes the number of loops configured in the transfer descriptor.

#### Important Notes

- Before using the LPUART driver the module clock must be configured
- The driver enables the interrupts for the corresponding LPUART module, but any interrupt priority must be done by the application
- The board specific configurations must be done prior to driver calls; the driver has no influence on the functionality of the rx/tx pins - they must be configured by application
- DMA module has to be initialized prior to LPUART usage in DMA mode; also, DMA channels need to be allocated for LPUART usage by the application (the driver only takes care of configuring the DMA channels received in the configuration structure)
- for 9/10 bits characters, the application must provide the appropriate buffers; the size of the tx/rx buffers in this scenario needs to be an even number, as the transferred characters will be split in two bytes (bit 8 for 9-bits chars and bits 8 & 9 for 10-bits chars will be stored in the subsequent byte). 9/10 bits chars are only supported in interrupt-based and polling communications

#### Data Structures

- struct [lpuart\\_state\\_t](#)  
*Runtime state of the LPUART driver. [More...](#)*
- struct [lpuart\\_user\\_config\\_t](#)  
*LPUART configuration structure. [More...](#)*

#### Enumerations

- enum [lpuart\\_transfer\\_type\\_t](#) { [LPUART\\_USING\\_DMA](#) = 0, [LPUART\\_USING\\_INTERRUPTS](#) }  
*Type of LPUART transfer (based on interrupts or DMA).*
- enum [lpuart\\_bit\\_count\\_per\\_char\\_t](#) { [LPUART\\_8\\_BITS\\_PER\\_CHAR](#) = 0x0U, [LPUART\\_9\\_BITS\\_PER\\_CHAR](#) = 0x1U, [LPUART\\_10\\_BITS\\_PER\\_CHAR](#) = 0x2U }  
*LPUART number of bits in a character.*
- enum [lpuart\\_parity\\_mode\\_t](#) { [LPUART\\_PARITY\\_DISABLED](#) = 0x0U, [LPUART\\_PARITY\\_EVEN](#) = 0x2U, [LPUART\\_PARITY\\_ODD](#) = 0x3U }  
*LPUART parity mode.*
- enum [lpuart\\_stop\\_bit\\_count\\_t](#) { [LPUART\\_ONE\\_STOP\\_BIT](#) = 0x0U, [LPUART\\_TWO\\_STOP\\_BIT](#) = 0x1U }  
*LPUART number of stop bits.*

#### LPUART Driver

- status\_t [LPUART\\_DRV\\_Init](#) (uint32\_t instance, [lpuart\\_state\\_t](#) \*lpuartStatePtr, const [lpuart\\_user\\_config\\_t](#) \*lpuartUserConfig)  
*Initializes an LPUART operation instance.*
- status\_t [LPUART\\_DRV\\_Deinit](#) (uint32\_t instance)  
*Shuts down the LPUART by disabling interrupts and transmitter/receiver.*
- uart\_callback\_t [LPUART\\_DRV\\_InstallRxCallback](#) (uint32\_t instance, uart\_callback\_t function, void \*callbackParam)  
*Installs callback function for the LPUART receive.*
- uart\_callback\_t [LPUART\\_DRV\\_InstallTxCallback](#) (uint32\_t instance, uart\_callback\_t function, void \*callbackParam)

- Installs callback function for the LPUART transmit.*

  - `status_t LPUART_DRV_SendDataBlocking` (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize, uint32\_t timeout)

*Sends data out through the LPUART module using a blocking method.*
- `void LPUART_DRV_SendDataPolling` (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize)

*Send out multiple bytes of data using polling method.*
- `status_t LPUART_DRV_SendData` (uint32\_t instance, const uint8\_t \*txBuff, uint32\_t txSize)

*Sends data out through the LPUART module using a non-blocking method. This enables an a-sync method for transmitting data. When used with a non-blocking receive, the LPUART can perform a full duplex operation. Non-blocking means that the function returns immediately. The application has to get the transmit status to know when the transmit is complete.*
- `status_t LPUART_DRV_GetTransmitStatus` (uint32\_t instance, uint32\_t \*bytesRemaining)

*Returns whether the previous transmit is complete.*
- `status_t LPUART_DRV_AbortSendingData` (uint32\_t instance)

*Terminates a non-blocking transmission early.*
- `status_t LPUART_DRV_ReceiveDataBlocking` (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize, uint32\_t timeout)

*Gets data from the LPUART module by using a blocking method. Blocking means that the function does not return until the receive is complete.*
- `status_t LPUART_DRV_ReceiveDataPolling` (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize)

*Receive multiple bytes of data using polling method.*
- `status_t LPUART_DRV_ReceiveData` (uint32\_t instance, uint8\_t \*rxBuff, uint32\_t rxSize)

*Gets data from the LPUART module by using a non-blocking method. This enables an a-sync method for receiving data. When used with a non-blocking transmission, the LPUART can perform a full duplex operation. Non-blocking means that the function returns immediately. The application has to get the receive status to know when the receive is complete.*
- `status_t LPUART_DRV_GetReceiveStatus` (uint32\_t instance, uint32\_t \*bytesRemaining)

*Returns whether the previous receive is complete.*
- `status_t LPUART_DRV_AbortReceivingData` (uint32\_t instance)

*Terminates a non-blocking receive early.*
- `status_t LPUART_DRV_SetBaudRate` (uint32\_t instance, uint32\_t desiredBaudRate)

*Configures the LPUART baud rate.*
- `void LPUART_DRV_GetBaudRate` (uint32\_t instance, uint32\_t \*configuredBaudRate)

*Returns the LPUART baud rate.*

## 14.62.2 Data Structure Documentation

### 14.62.2.1 struct lpuart\_state\_t

Runtime state of the LPUART driver.

Note that the caller provides memory for the driver state structures during initialization because the driver does not statically allocate memory.

Implements : `lpuart_state_t_Class`

Definition at line 92 of file `lpuart_driver.h`.

#### Data Fields

- `const uint8_t * txBuff`
- `uint8_t * rxBuff`
- `volatile uint32_t txSize`
- `volatile uint32_t rxSize`
- `volatile bool isTxBusy`
- `volatile bool isRxBusy`

- volatile bool [isTxBlocking](#)
- volatile bool [isRxBlocking](#)
- [lpuart\\_bit\\_count\\_per\\_char\\_t](#) bitCountPerChar
- [uart\\_callback\\_t](#) rxCallback
- void \* [rxCallbackParam](#)
- [uart\\_callback\\_t](#) txCallback
- void \* [txCallbackParam](#)
- [lpuart\\_transfer\\_type\\_t](#) transferType
- semaphore\_t [rxComplete](#)
- semaphore\_t [txComplete](#)
- volatile status\_t [transmitStatus](#)
- volatile status\_t [receiveStatus](#)

#### Field Documentation

##### 14.62.2.1.1 [lpuart\\_bit\\_count\\_per\\_char\\_t](#) bitCountPerChar

number of bits in a char (8/9/10)

Definition at line 102 of file [lpuart\\_driver.h](#).

##### 14.62.2.1.2 volatile bool [isRxBlocking](#)

True if receive is blocking transaction.

Definition at line 101 of file [lpuart\\_driver.h](#).

##### 14.62.2.1.3 volatile bool [isRxBusy](#)

True if there is an active receive.

Definition at line 99 of file [lpuart\\_driver.h](#).

##### 14.62.2.1.4 volatile bool [isTxBlocking](#)

True if transmit is blocking transaction.

Definition at line 100 of file [lpuart\\_driver.h](#).

##### 14.62.2.1.5 volatile bool [isTxBusy](#)

True if there is an active transmit.

Definition at line 98 of file [lpuart\\_driver.h](#).

##### 14.62.2.1.6 volatile status\_t [receiveStatus](#)

Status of last driver receive operation

Definition at line 123 of file [lpuart\\_driver.h](#).

##### 14.62.2.1.7 uint8\_t\* [rxBuff](#)

The buffer of received data.

Definition at line 95 of file [lpuart\\_driver.h](#).

##### 14.62.2.1.8 [uart\\_callback\\_t](#) [rxCallback](#)

Callback to invoke for data receive Note: when the transmission is interrupt based, the callback is being called upon receiving a byte; when DMA transmission is used, the bytes are copied to the rx buffer by the DMA engine and the callback is called when all the bytes have been transferred.

Definition at line 103 of file [lpuart\\_driver.h](#).

**14.62.2.1.9 void\* rxCallbackParam**

Receive callback parameter pointer.

Definition at line 108 of file lpuart\_driver.h.

**14.62.2.1.10 semaphore\_t rxComplete**

Synchronization object for blocking Rx timeout condition

Definition at line 120 of file lpuart\_driver.h.

**14.62.2.1.11 volatile uint32\_t rxSize**

The remaining number of bytes to be received.

Definition at line 97 of file lpuart\_driver.h.

**14.62.2.1.12 lpuart\_transfer\_type\_t transferType**

Type of LPUART transfer (interrupt/dma based)

Definition at line 115 of file lpuart\_driver.h.

**14.62.2.1.13 volatile status\_t transmitStatus**

Status of last driver transmit operation

Definition at line 122 of file lpuart\_driver.h.

**14.62.2.1.14 const uint8\_t\* txBuff**

The buffer of data being sent.

Definition at line 94 of file lpuart\_driver.h.

**14.62.2.1.15 uart\_callback\_t txCallback**

Callback to invoke for data send Note: when the transmission is interrupt based, the callback is being called upon sending a byte; when DMA transmission is used, the bytes are copied to the tx buffer by the DMA engine and the callback is called when all the bytes have been transferred.

Definition at line 109 of file lpuart\_driver.h.

**14.62.2.1.16 void\* txCallbackParam**

Transmit callback parameter pointer.

Definition at line 114 of file lpuart\_driver.h.

**14.62.2.1.17 semaphore\_t txComplete**

Synchronization object for blocking Tx timeout condition

Definition at line 121 of file lpuart\_driver.h.

**14.62.2.1.18 volatile uint32\_t txSize**

The remaining number of bytes to be transmitted.

Definition at line 96 of file lpuart\_driver.h.

**14.62.2.2 struct lpuart\_user\_config\_t**

LPUART configuration structure.

Implements : lpuart\_user\_config\_t\_Class

Definition at line 130 of file lpuart\_driver.h.

#### Data Fields

- uint32\_t baudRate
- lpuart\_parity\_mode\_t parityMode
- lpuart\_stop\_bit\_count\_t stopBitCount
- lpuart\_bit\_count\_per\_char\_t bitCountPerChar
- lpuart\_transfer\_type\_t transferType
- uint8\_t rxDMAChannel
- uint8\_t txDMAChannel

#### Field Documentation

##### 14.62.2.2.1 uint32\_t baudRate

LPUART baud rate

Definition at line 132 of file lpuart\_driver.h.

##### 14.62.2.2.2 lpuart\_bit\_count\_per\_char\_t bitCountPerChar

number of bits in a character (8-default, 9 or 10); for 9/10 bits chars, users must provide appropriate buffers to the send/receive functions (bits 8/9 in subsequent bytes); for DMA transmission only 8-bit char is supported.

Definition at line 135 of file lpuart\_driver.h.

##### 14.62.2.2.3 lpuart\_parity\_mode\_t parityMode

parity mode, disabled (default), even, odd

Definition at line 133 of file lpuart\_driver.h.

##### 14.62.2.2.4 uint8\_t rxDMAChannel

Channel number for DMA rx channel. If DMA mode isn't used this field will be ignored.

Definition at line 140 of file lpuart\_driver.h.

##### 14.62.2.2.5 lpuart\_stop\_bit\_count\_t stopBitCount

number of stop bits, 1 stop bit (default) or 2 stop bits

Definition at line 134 of file lpuart\_driver.h.

##### 14.62.2.2.6 lpuart\_transfer\_type\_t transferType

Type of LPUART transfer (interrupt/dma based)

Definition at line 139 of file lpuart\_driver.h.

##### 14.62.2.2.7 uint8\_t txDMAChannel

Channel number for DMA tx channel. If DMA mode isn't used this field will be ignored.

Definition at line 142 of file lpuart\_driver.h.

#### 14.62.3 Enumeration Type Documentation

##### 14.62.3.1 enum lpuart\_bit\_count\_per\_char\_t

LPUART number of bits in a character.

Implements : lpuart\_bit\_count\_per\_char\_t\_Class

## Enumerator

- LPUART\_8\_BITS\_PER\_CHAR** 8-bit data characters
- LPUART\_9\_BITS\_PER\_CHAR** 9-bit data characters
- LPUART\_10\_BITS\_PER\_CHAR** 10-bit data characters

Definition at line 56 of file lpuart\_driver.h.

## 14.62.3.2 enum lpuart\_parity\_mode\_t

LPUART parity mode.

Implements : lpuart\_parity\_mode\_t\_Class

## Enumerator

- LPUART\_PARITY\_DISABLED** parity disabled
- LPUART\_PARITY\_EVEN** parity enabled, type even, bit setting: PE|PT = 10
- LPUART\_PARITY\_ODD** parity enabled, type odd, bit setting: PE|PT = 11

Definition at line 67 of file lpuart\_driver.h.

## 14.62.3.3 enum lpuart\_stop\_bit\_count\_t

LPUART number of stop bits.

Implements : lpuart\_stop\_bit\_count\_t\_Class

## Enumerator

- LPUART\_ONE\_STOP\_BIT** one stop bit
- LPUART\_TWO\_STOP\_BIT** two stop bits

Definition at line 78 of file lpuart\_driver.h.

## 14.62.3.4 enum lpuart\_transfer\_type\_t

Type of LPUART transfer (based on interrupts or DMA).

Implements : lpuart\_transfer\_type\_t\_Class

## Enumerator

- LPUART\_USING\_DMA** The driver will use DMA to perform UART transfer
- LPUART\_USING\_INTERRUPTS** The driver will use interrupts to perform UART transfer

Definition at line 46 of file lpuart\_driver.h.

## 14.62.4 Function Documentation

## 14.62.4.1 status\_t LPUART\_DRV\_AbortReceivingData ( uint32\_t instance )

Terminates a non-blocking receive early.

## Parameters

<i>instance</i>	LPUART instance number
-----------------	------------------------

## Returns

Whether the receiving was successful or not.

Definition at line 780 of file lpuart\_driver.c.

14.62.4.2 `status_t LPUART_DRV_AbortSendingData ( uint32_t instance )`

Terminates a non-blocking transmission early.

## Parameters

<i>instance</i>	LPUART instance number
-----------------	------------------------

## Returns

Whether the aborting is successful or not.

Definition at line 530 of file lpuart\_driver.c.

14.62.4.3 `status_t LPUART_DRV_Deinit ( uint32_t instance )`

Shuts down the LPUART by disabling interrupts and transmitter/receiver.

## Parameters

<i>instance</i>	LPUART instance number
-----------------	------------------------

## Returns

STATUS\_SUCCESS if successful; STATUS\_ERROR if an error occurred

Definition at line 244 of file lpuart\_driver.c.

14.62.4.4 `void LPUART_DRV_GetBaudRate ( uint32_t instance, uint32_t * configuredBaudRate )`

Returns the LPUART baud rate.

This function returns the LPUART configured baud rate.

## Parameters

	<i>instance</i>	LPUART instance number.
out	<i>configured↔ BaudRate</i>	LPUART configured baud rate.

Definition at line 901 of file lpuart\_driver.c.

14.62.4.5 `status_t LPUART_DRV_GetReceiveStatus ( uint32_t instance, uint32_t * bytesRemaining )`

Returns whether the previous receive is complete.

## Parameters

<i>instance</i>	LPUART instance number
<i>bytesRemaining</i>	pointer to value that is filled with the number of bytes that still need to be received in the active transfer.

## Returns

The receive status.

## Return values

<i>STATUS_SUCCESS</i>	the receive has completed successfully.
<i>STATUS_BUSY</i>	the receive is still in progress. <i>bytesReceived</i> will be filled with the number of bytes that have been received so far.

<i>STATUS_UART_ABORTED</i>	The receive was aborted.
<i>STATUS_TIMEOUT</i>	A timeout was reached.
<i>STATUS_ERROR</i>	An error occurred.

Definition at line 737 of file `lpuart_driver.c`.

14.62.4.6 `status_t LPUART_DRV_GetTransmitStatus ( uint32_t instance, uint32_t * bytesRemaining )`

Returns whether the previous transmit is complete.

#### Parameters

<i>instance</i>	LPUART instance number
<i>bytesRemaining</i>	Pointer to value that is populated with the number of bytes that have been sent in the active transfer

#### Returns

The transmit status.

#### Return values

<i>STATUS_SUCCESS</i>	The transmit has completed successfully.
<i>STATUS_BUSY</i>	The transmit is still in progress. <i>bytesTransmitted</i> will be filled with the number of bytes that have been transmitted so far.
<i>STATUS_UART_ABORTED</i>	The transmit was aborted.
<i>STATUS_TIMEOUT</i>	A timeout was reached.
<i>STATUS_ERROR</i>	An error occurred.

Definition at line 486 of file `lpuart_driver.c`.

14.62.4.7 `status_t LPUART_DRV_Init ( uint32_t instance, lpuart_state_t * lpuartStatePtr, const lpuart_user_config_t * lpuartUserConfig )`

Initializes an LPUART operation instance.

The caller provides memory for the driver state structures during initialization. The user must select the LPUART clock source in the application to initialize the LPUART.

#### Parameters

<i>instance</i>	LPUART instance number
<i>lpuartUserConfig</i>	user configuration structure of type <code>lpuart_user_config_t</code>
<i>lpuartStatePtr</i>	pointer to the LPUART driver state structure

#### Returns

`STATUS_SUCCESS` if successful; `STATUS_ERROR` if an error occurred

Definition at line 158 of file `lpuart_driver.c`.

14.62.4.8 `uart_callback_t LPUART_DRV_InstallRxCallback ( uint32_t instance, uart_callback_t function, void * callbackParam )`

Installs callback function for the LPUART receive.

#### Note

After a callback is installed, it bypasses part of the LPUART IRQHandler logic. Therefore, the callback needs to handle the indexes of `txBuff` and `txSize`.

**Parameters**

<i>instance</i>	The LPUART instance number.
<i>function</i>	The LPUART receive callback function.
<i>rxBuff</i>	The receive buffer used inside IRQHandler. This buffer must be kept as long as the callback is alive.
<i>callbackParam</i>	The LPUART receive callback parameter pointer.

**Returns**

Former LPUART receive callback function pointer.

Definition at line 289 of file lpuart\_driver.c.

14.62.4.9 `uart_callback_t LPUART_DRV_InstallTxCallback ( uint32_t instance, uart_callback_t function, void * callbackParam )`

Installs callback function for the LPUART transmit.

**Note**

After a callback is installed, it bypasses part of the LPUART IRQHandler logic. Therefore, the callback needs to handle the indexes of txBuff and txSize.

**Parameters**

<i>instance</i>	The LPUART instance number.
<i>function</i>	The LPUART transmit callback function.
<i>txBuff</i>	The transmit buffer used inside IRQHandler. This buffer must be kept as long as the callback is alive.
<i>callbackParam</i>	The LPUART transmit callback parameter pointer.

**Returns**

Former LPUART transmit callback function pointer.

Definition at line 312 of file lpuart\_driver.c.

14.62.4.10 `status_t LPUART_DRV_ReceiveData ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize )`

Gets data from the LPUART module by using a non-blocking method. This enables an a-sync method for receiving data. When used with a non-blocking transmission, the LPUART can perform a full duplex operation. Non-blocking means that the function returns immediately. The application has to get the receive status to know when the receive is complete.

**Parameters**

<i>instance</i>	LPUART instance number
<i>rxBuff</i>	buffer containing 8-bit read data chars received
<i>rxSize</i>	the number of bytes to receive

**Returns**

STATUS\_SUCCESS if successful; STATUS\_BUSY if a resource is busy; STATUS\_ERROR if an error occurred

Definition at line 694 of file lpuart\_driver.c.

14.62.4.11 `status_t LPUART_DRV_ReceiveDataBlocking ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize, uint32_t timeout )`

Gets data from the LPUART module by using a blocking method. Blocking means that the function does not return until the receive is complete.

## Parameters

<i>instance</i>	LPUART instance number
<i>rxBuff</i>	buffer containing 8-bit read data chars received
<i>rxSize</i>	the number of bytes to receive
<i>timeout</i>	timeout value in milliseconds

## Returns

STATUS\_SUCCESS if successful; STATUS\_TIMEOUT if the timeout was reached; STATUS\_BUSY if a resource is busy; STATUS\_ERROR if an error occurred

Definition at line 567 of file lpuart\_driver.c.

14.62.4.12 `status_t LPUART_DRV_ReceiveDataPolling ( uint32_t instance, uint8_t * rxBuff, uint32_t rxSize )`

Receive multiple bytes of data using polling method.

## Parameters

<i>instance</i>	LPUART instance number.
<i>rxBuff</i>	The buffer pointer which saves the data to be received.
<i>rxSize</i>	Size of data need to be received in unit of byte.

## Returns

STATUS\_SUCCESS if the transaction is success or STATUS\_UART\_RX\_OVERRUN if rx overrun.

Definition at line 633 of file lpuart\_driver.c.

14.62.4.13 `status_t LPUART_DRV_SendData ( uint32_t instance, const uint8_t * txBuff, uint32_t txSize )`

Sends data out through the LPUART module using a non-blocking method. This enables an a-sync method for transmitting data. When used with a non-blocking receive, the LPUART can perform a full duplex operation. Non-blocking means that the function returns immediately. The application has to get the transmit status to know when the transmit is complete.

## Parameters

<i>instance</i>	LPUART instance number
<i>txBuff</i>	source buffer containing 8-bit data chars to send
<i>txSize</i>	the number of bytes to send

## Returns

STATUS\_SUCCESS if successful; STATUS\_BUSY if a resource is busy; STATUS\_ERROR if an error occurred

Definition at line 442 of file lpuart\_driver.c.

14.62.4.14 `status_t LPUART_DRV_SendDataBlocking ( uint32_t instance, const uint8_t * txBuff, uint32_t txSize, uint32_t timeout )`

Sends data out through the LPUART module using a blocking method.

Blocking means that the function does not return until the transmission is complete.

**Parameters**

<i>instance</i>	LPUART instance number
<i>txBuff</i>	source buffer containing 8-bit data chars to send
<i>txSize</i>	the number of bytes to send
<i>timeout</i>	timeout value in milliseconds

**Returns**

STATUS\_SUCCESS if successful; STATUS\_TIMEOUT if the timeout was reached; STATUS\_BUSY if a resource is busy; STATUS\_ERROR if an error occurred

Definition at line 335 of file lpuart\_driver.c.

14.62.4.15 void LPUART\_DRV\_SendDataPolling ( uint32\_t *instance*, const uint8\_t \* *txBuff*, uint32\_t *txSize* )

Send out multiple bytes of data using polling method.

**Parameters**

<i>instance</i>	LPUART instance number.
<i>txBuff</i>	The buffer pointer which saves the data to be sent.
<i>txSize</i>	Size of data to be sent in unit of byte.

Definition at line 401 of file lpuart\_driver.c.

14.62.4.16 status\_t LPUART\_DRV\_SetBaudRate ( uint32\_t *instance*, uint32\_t *desiredBaudRate* )

Configures the LPUART baud rate.

This function configures the LPUART baud rate. In some LPUART instances the user must disable the transmitter/receiver before calling this function. Generally, this may be applied to all LPUARTs to ensure safe operation.

**Parameters**

<i>instance</i>	LPUART instance number.
<i>desiredBaudRate</i>	LPUART desired baud rate.

**Returns**

STATUS\_SUCCESS

Definition at line 819 of file lpuart\_driver.c.

## 14.63 Local Interconnect Network (LIN)

### 14.63.1 Detailed Description

The S32 SDK provides both driver and middleware layers for the Local Interconnect Network (LIN) protocol, emulated on top of LPUART serial communication IP.

#### Modules

- [LIN Driver](#)

*This section describes the programming interface of the Peripheral driver for LIN.*

- [LIN Stack](#)

*This section covers the functionality of the LIN Stack middleware layer in S32 SDK.*

## 14.64 Low Power Inter-Integrated Circuit (LPI2C)

### 14.64.1 Detailed Description

The LPI2C is a low power Inter-Integrated Circuit (I2C) module that supports an efficient interface to an I2C bus as a master and/or a slave.

#### Modules

- [LPI2C Driver](#)

*Low Power Inter-Integrated Circuit (LPI2C) Peripheral Driver.*

## 14.65 Low Power Interrupt Timer (LPIT)

### 14.65.1 Detailed Description

The Low Power Periodic Interrupt Timer (LPIT) is a multi-channel timer module generating independent pre-trigger and trigger outputs. These timer channels can operate individually or can be chained together. The LPIT can operate in low power modes if configured to do so. The pre-trigger and trigger outputs can be used to trigger other modules on the device.

The S32 SDK provides Peripheral Drivers for the Low Power Interrupt Timer (LPIT) module of S32K devices.

#### Modules

- [LPIT Driver](#)

*Low Power Interrupt Timer Peripheral Driver.*

## 14.66 Low Power Serial Peripheral Interface (LPSPi)

### 14.66.1 Detailed Description

Low Power Serial Peripheral Interface (LPSPi) Peripheral Driver.

The LPSPi driver allows communication on an SPI bus using the LPSPi module in the S32144K processor.

#### Features

- Interrupt based
- Master or slave operation
- Provides blocking and non-blocking transmit and receive functions
- RX and TX hardware buffers (4 words)
- 4 configurable chip select
- Configurable baud rate

#### How to integrate LPSPi in your application

In order to use the LPSPi driver it must be first initialized in either master or slave mode, using functions [LPSPi\\_DRV\\_MasterInit\(\)](#) or [LPSPi\\_DRV\\_SlaveInit\(\)](#). Once initialized, it cannot be initialized again for the same LPSPi module instance until it is de-initialized, using [LPSPi\\_DRV\\_MasterDeinit\(\)](#) or [LPSPi\\_DRV\\_SlaveDeinit\(\)](#). Different LPSPi module instances can function independently of each other.

In each mode (master/slave) are available two types of transfers: blocking and non-blocking. The functions which initiate blocking transfers will configure the time out for transmission. If time expires [LPSPi\\_MasterTransferBlocking\(\)](#)/[LPSPi\\_SlaveTransferBlocking\(\)](#) will return error and the transmission will be aborted.

#### Important Notes

- The driver enables the interrupts for the corresponding LPSPi module, but any interrupt priority setting must be done by the application.
- The watermarks will be set by the application.
- The driver will configure SCK to PCS delay, PCS to SCK delay, delay between transfers with default values. If you application needs other values for this parameters [LPSPi\\_DRV\\_MasterSetDelay](#) function can be used.

#### Example code

```
const lpspi_master_config_t Send_MasterConfig0 = {
    .bitsPerSec = 50000U,
    .whichPcs = LPSPi_PCS0,
    .pcsPolarity = LPSPi_ACTIVE_HIGH,
    .isPcsContinuous = false,
    .bitcount = 8U,
    .lpspiSrcClk = 8000000U,
    .clkPhase = LPSPi_CLOCK_PHASE_1ST_EDGE,
    .clkPolarity = LPSPi_SCK_ACTIVE_HIGH,
    .lsbFirst = false,
    .transferType = LPSPi_USING_INTERRUPTS,
};
const lpspi_slave_config_t Receive_SlaveConfig0 = {
    .pcsPolarity = LPSPi_ACTIVE_HIGH,
    .bitcount = 8U,
    .clkPhase = LPSPi_CLOCK_PHASE_1ST_EDGE,
    .whichPcs = LPSPi_PCS0,
    .clkPolarity = LPSPi_SCK_ACTIVE_HIGH,
    .lsbFirst = false,
    .transferType = LPSPi_USING_INTERRUPTS,
};
/* Initialize clock and pins */
LPSPi_DRV_MasterInit(0U, &masterState, &Send_MasterConfig0);
/* Set delay between transfer, PCStoSCK and SCKtoPCS to 10 microseconds. */
LPSPi_DRV_MasterSetDelay(0U, 10U, 10U, 10u);
/* Initialize LPSPi1 (Slave)*/
```

```
LPSPI_DRV_SlaveInit(1U, &slaveState, &Receive_SlaveConfig0);
/* Allocate memory */
masterDataSend = (uint8_t*)calloc(100, sizeof(uint8_t));
masterDataReceive = (uint8_t*)calloc(100, sizeof(uint8_t));
slaveDataSend = (uint8_t*)calloc(100, sizeof(uint8_t));
slaveDataReceive = (uint8_t*)calloc(100, sizeof(uint8_t));
bufferSize = 100U;
testStatus[0] = true;
LPSPI_DRV_SlaveTransfer(0U, slaveDataSend,
    slaveDataReceive, bufferSize);
LPSPI_DRV_MasterTransferBlocking(1U, &Send_MasterConfig0, masterDataSend,
    masterDataReceive, bufferSize, TIMEOUT);
```

## Modules

- [LPSPI Driver](#)

*Low Power Serial Peripheral Interface Peripheral Driver.*

## 14.67 Low Power Timer (LPTMR)

### 14.67.1 Detailed Description

The S32 SDK provides Peripheral Drivers for the Low Power Timer (LPTMR) module of S32 SDK devices.

The LPTMR is a configurable 16-bit counter that can operate in two functional modes:

- Timer mode with selectable prescaler and clock source (periodic or free-running).
- Pulse-Counter mode, with configurable glitch filter, that can count events (internal or external)

### Modules

- [LPTMR Driver](#)

*Low Power Timer Peripheral Driver.*

## 14.68 Low Power Universal Asynchronous Receiver-Transmitter (LPUART)

### 14.68.1 Detailed Description

The S32 SDK provides a Peripheral Driver for the Low Power Universal Asynchronous Receiver-Transmitter (LP↔UART) module of S32 SDK devices.

The LPUART module is used for serial communication, supporting LIN master and slave operation. These sections describe the S32 SDK software modules API that can be used for initializing and configuring the module, as well as initiating serial communications using the interrupt-based method.

#### Modules

- [LPUART Driver](#)

*This module covers the functionality of the Low Power Universal Asynchronous Receiver-Transmitter (LPUART) peripheral driver.*

## 14.69 Low level API

### 14.69.1 Detailed Description

Low level layer consists of functions that call LIN driver API.

This layer contains the implementation of LIN hardware initialization and deinitialization, getting LIN node's current state, sending wakeup signals, enabling and disabling interrupts, sending frame data from a buffer, receiving frame data into a buffer, handling timeout and callbacks from LIN driver.

#### Data Structures

- struct [lin\\_word\\_status\\_str\\_t](#)  
*status of LIN bus Implements : [lin\\_word\\_status\\_str\\_t\\_Class](#) [More...](#)*
- struct [lin\\_serial\\_number\\_t](#)  
*Serial number Implements : [lin\\_serial\\_number\\_t\\_Class](#). [More...](#)*
- struct [lin\\_node\\_attribute\\_t](#)  
*Attributes of LIN node Implements : [lin\\_node\\_attribute\\_t\\_Class](#). [More...](#)*
- struct [lin\\_associate\\_frame\\_t](#)  
*Informations of associated frame Implements : [lin\\_associate\\_frame\\_t\\_Class](#). [More...](#)*
- struct [lin\\_frame\\_t](#)  
*Frame description structure Implements : [lin\\_frame\\_t\\_Class](#). [More...](#)*
- struct [lin\\_schedule\\_data\\_t](#)  
*LIN schedule structure Implements : [lin\\_schedule\\_data\\_t\\_Class](#). [More...](#)*
- struct [lin\\_schedule\\_t](#)  
*Schedule table description Implements : [lin\\_schedule\\_t\\_Class](#). [More...](#)*
- struct [lin\\_transport\\_layer\\_queue\\_t](#)  
*Transport layer queue Implements : [lin\\_transport\\_layer\\_queue\\_t\\_Class](#). [More...](#)*
- struct [lin\\_tl\\_descriptor\\_t](#)  
*Transport layer description Implements : [lin\\_tl\\_descriptor\\_t\\_Class](#). [More...](#)*
- struct [lin\\_protocol\\_user\\_config\\_t](#)  
*Configuration structure Implements : [lin\\_protocol\\_user\\_config\\_t\\_Class](#). [More...](#)*
- struct [lin\\_master\\_data\\_t](#)  
*LIN master configuration structure Implements : [lin\\_master\\_data\\_t\\_Class](#). [More...](#)*
- struct [lin\\_protocol\\_state\\_t](#)  
*LIN protocol status structure Implements : [lin\\_protocol\\_state\\_t\\_Class](#). [More...](#)*

#### Macros

- `#define SERVICE_ASSIGN_NAD 0xB0U`
- `#define SERVICE_ASSIGN_FRAME_ID 0xB1U`
- `#define SERVICE_READ_BY_IDENTIFY 0xB2U`
- `#define SERVICE_CONDITIONAL_CHANGE_NAD 0xB3U`
- `#define SERVICE_SAVE_CONFIGURATION 0xB6U`
- `#define SERVICE_ASSIGN_FRAME_ID_RANGE 0xB7U`
- `#define SERVICE_READ_DATA_BY_IDENTIFY 0x22U`
- `#define SERVICE_WRITE_DATA_BY_IDENTIFY 0x2EU`
- `#define SERVICE_SESSION_CONTROL 0x10U`
- `#define SERVICE_IO_CONTROL_BY_IDENTIFY 0x2FU`
- `#define SERVICE_FAULT_MEMORY_READ 0x19U`
- `#define SERVICE_FAULT_MEMORY_CLEAR 0x14U`
- `#define PCI_SAVE_CONFIGURATION 0x01U`
- `#define PCI_RES_READ_BY_IDENTIFY 0x06U`

- #define `PCI_RES_SAVE_CONFIGURATION` 0x01U
- #define `PCI_RES_ASSIGN_FRAME_ID_RANGE` 0x01U
- #define `LIN_READ_USR_DEF_MIN` 32U
- #define `LIN_READ_USR_DEF_MAX` 63U
- #define `LD_ID_NO_RESPONSE` 0x52U
- #define `LD_NEGATIVE_RESPONSE` 0x53U
- #define `LD_POSITIVE_RESPONSE` 0x54U
- #define `LIN_LLD_OK` 0x00U
- #define `LIN_LLD_ERROR` 0xFFU
- #define `LIN_SLAVE` 0
  - Mode of LIN node (master or slave)
- #define `LIN_MASTER` 1
- #define `LIN_TL_CALLBACK_HANDLER`(iii, tl\_event\_id, id) `lin_tl_callback_handler`((iii), (tl\_event\_id), (id))
- #define `INTERLEAVE_MAX_TIMEOUT` (l\_u16)(1000000U/TIME\_OUT\_UNIT\_US)
- #define `CALLBACK_HANDLER`(iii, event\_id, id) `lin_pid_resp_callback_handler`((iii), (event\_id), (id))
  - `CALLBACK_HANDLER`.

### Typedefs

- typedef l\_u8 `lin_tl_pdu_data_t`[8]
  - PDU data. Implements : `lin_tl_pdu_data_t_Class`.
- typedef l\_u8 `lin_tl_queue_t`[8]
  - LIN transport layer queue Implements : `lin_tl_queue_t_Class`.

### Enumerations

- enum `lin_lld_event_id_t` {
  - `LIN_LLD_PID_OK` = 0x00U, `LIN_LLD_TX_COMPLETED` = 0x01U, `LIN_LLD_RX_COMPLETED` = 0x02U,
  - `LIN_LLD_PID_ERR` = 0x03U,
  - `LIN_LLD_FRAME_ERR` = 0x04U, `LIN_LLD_CHECKSUM_ERR` = 0x05U, `LIN_LLD_READBACK_ERR` = 0x06U,
  - `LIN_LLD_NODATA_TIMEOUT` = 0x07U,
  - `LIN_LLD_BUS_ACTIVITY_TIMEOUT` = 0x08U }
  - Event id Implements : `lin_lld_event_id_t_Class`.
- enum `lin_protocol_handle_t` { `LIN_PROTOCOL_21` = 0x00U, `LIN_PROTOCOL_J2602` = 0x01U }
  - List of protocols Implements : `lin_protocol_handle_t_Class`.
- enum `lin_diagnostic_class_t` { `LIN_DIAGNOSTIC_CLASS_I` = 0x01U, `LIN_DIAGNOSTIC_CLASS_II` = 0x02U, `LIN_DIAGNOSTIC_CLASS_III` = 0x03U }
  - List of diagnostic classes Implements : `lin_diagnostic_class_t_Class`.
- enum `lin_frame_type_t` { `LIN_FRM_UNCD` = 0x00U, `LIN_FRM_EVNT` = 0x01U, `LIN_FRM_SPRDC` = 0x10U, `LIN_FRM_DIAG` = 0x11U }
  - Types of frame Implements : `lin_frame_type_t_Class`.
- enum `lin_frame_response_t` { `LIN_RES_PUB` = 0x00U, `LIN_RES_SUB` = 0x01U }
  - LIN frame response Implements : `lin_frame_response_t_Class`.
- enum `lin_sch_tbl_type_t` {
  - `LIN_SCH_TBL_NULL` = 0x00U, `LIN_SCH_TBL_NORM` = 0x01U, `LIN_SCH_TBL_DIAG` = 0x02U, `LIN_SCH_TBL_GO_TO_SLEEP` = 0x03U,
  - `LIN_SCH_TBL_COLL_RESOLV` = 0x04U }
  - Types of schedule tables Implements : `lin_sch_tbl_type_t_Class`.
- enum `l_diagnostic_mode_t` { `DIAG_NONE` = 0x00U, `DIAG_INTERLEAVE_MODE` = 0x01U, `DIAG_ONLY_MODE` = 0x02U }
  - Diagnostic mode Implements : `l_diagnostic_mode_t_Class`.
- enum `lin_service_status_t` { `LD_SERVICE_BUSY` = 0x00U, `LD_REQUEST_FINISHED` = 0x01U, `LD_SERVICE_IDLE` = 0x02U, `LD_SERVICE_ERROR` = 0x03U }

- Status of the last configuration call for LIN 2.1 Implements : lin\_service\_status\_t Class.*
- enum `lin_last_cfg_result_t` { `LD_SUCCESS` = 0x00U, `LD_NEGATIVE` = 0x01U, `LD_NO_RESPONSE` = 0x02U, `LD_OVERWRITTEN` = 0x03U }

*Status of the last configuration call completed Implements : lin\_last\_cfg\_result\_t Class.*

  - enum `lin_tl_event_id_t` {  
`TL_MAKE_RES_DATA` = 0x00U, `TL_SLAVE_GET_ACTION` = 0x01U, `TL_TX_COMPLETED` = 0x02U, `TL_RX_COMPLETED` = 0x03U,  
`TL_ERROR` = 0x04U, `TL_TIMEOUT_SERVICE` = 0x05U, `TL_HANDLER_INTERLEAVE_MODE` = 0x06U,  
`TL_RECEIVE_MESSAGE` = 0x07U }

*Transport layer event IDs Implements : lin\_tl\_event\_id\_t Class.*

  - enum `lin_tl_callback_return_t` { `TL_ACTION_NONE` = 0x00U, `TL_ACTION_ID_IGNORE` = 0x01U }

*Transport layer event IDs Implements : lin\_tl\_callback\_return\_t Class.*

  - enum `ld_queue_status_t` {  
`LD_NO_DATA` = 0x00U, `LD_DATA_AVAILABLE` = 0x01U, `LD_RECEIVE_ERROR` = 0x02U, `LD_QUEUE_FULL` = 0x03U,  
`LD_QUEUE_AVAILABLE` = 0x04U, `LD_QUEUE_EMPTY` = 0x05U, `LD_TRANSMIT_ERROR` = 0x06U, `LD_TRANSFER_ERROR` = 0x07U }

*Status of queue Implements : ld\_queue\_status\_t Class.*

  - enum `lin_message_status_t` {  
`LD_NO_MSG` = 0x00U, `LD_IN_PROGRESS` = 0x01U, `LD_COMPLETED` = 0x02U, `LD_FAILED` = 0x03U,  
`LD_N_AS_TIMEOUT` = 0x04U, `LD_N_CR_TIMEOUT` = 0x05U, `LD_WRONG_SN` = 0x06U }

*Status of LIN message Implements : lin\_message\_status\_t Class.*

  - enum `lin_diagnostic_state_t` {  
`LD_DIAG_IDLE` = 0x01U, `LD_DIAG_TX_PHY` = 0x02U, `LD_DIAG_TX_FUNCTIONAL` = 0x03U, `LD_DIAG_TX_INTERLEAVED` = 0x04U,  
`LD_DIAG_RX_PHY` = 0x05U, `LD_DIAG_RX_FUNCTIONAL` = 0x06U, `LD_DIAG_RX_INTERLEAVED` = 0x07U }

*LIN diagnostic state Implements : lin\_diagnostic\_state\_t Class.*

  - enum `lin_message_timeout_type_t` { `LD_NO_CHECK_TIMEOUT` = 0x00U, `LD_CHECK_N_AS_TIMEOUT` = 0x01U, `LD_CHECK_N_CR_TIMEOUT` = 0x02U }

*Types of message timeout Implements : lin\_message\_timeout\_type\_t Class.*

  - enum `diag_interleaved_state_t` { `DIAG_NOT_START` = 0x00U, `DIAG_NO_RESPONSE` = 0x01U, `DIAG_RESPONSE` = 0x02U }

*State of diagnostic interleaved mode Implements : diag\_interleaved\_state\_t Class.*

## Functions

- `lin_tl_callback_return_t lin_tl_callback_handler` (l\_ifc\_handle iii, `lin_tl_event_id_t` tl\_event\_id, l\_u8 id)
- `l_u8 ld_read_by_id_callout` (l\_ifc\_handle iii, l\_u8 id, l\_u8 \*data)
- static `l_u16 lin_calc_max_header_timeout_cnt` (l\_u32 baudRate)  
*Computes maximum header timeout.*
- static `l_u16 lin_calc_max_res_timeout_cnt` (l\_u32 baudRate, l\_u8 size)  
*Computes the maximum response timeout.*
- `l_u8 lin_process_parity` (l\_u8 pid, l\_u8 typeAction)  
*Makes or checks parity bits. If action is checking parity, the function returns ID value if parity bits are correct or 0xFF if parity bits are incorrect. If action is making parity bits, then from input value of ID, the function returns PID.*
- void `lin_pid_resp_callback_handler` (l\_ifc\_handle iii, const `lin_llid_event_id_t` event\_id, l\_u8 id)  
*Callback handler for low level events.*
- `l_bool lin_llid_init` (l\_ifc\_handle iii)  
*This function initializes a LIN hardware instance for operation. This function will initialize the run-time state structure to keep track of the on-going transfers, initialize the module to user defined settings and default settings, configure the IRQ state structure and enable the module-level interrupt to the core, and enable the LIN hardware module transmitter and receiver.*
- `l_u8 lin_llid_deinit` (l\_ifc\_handle iii)

*This function disconnect the node from the cluster and free all hardware used.*

- I\_u8 [lin\\_llc\\_int\\_enable](#) (I\_ifc\_handle iii)

*Enable the interrupt related to the interface.*

- I\_u8 [lin\\_llc\\_int\\_disable](#) (I\_ifc\_handle iii)

*Disable the interrupt related to the interface.*

- I\_u8 [lin\\_llc\\_get\\_state](#) (I\_ifc\_handle iii)

*This function gets current state of an interface.*

- I\_u8 [lin\\_llc\\_tx\\_header](#) (I\_ifc\_handle iii, I\_u8 id)

*This function sends frame header for the input PID.*

- I\_u8 [lin\\_llc\\_tx\\_wake\\_up](#) (I\_ifc\_handle iii)

*This function send a wakeup signal.*

- I\_u8 [lin\\_llc\\_ignore\\_response](#) (I\_ifc\_handle iii)

*This function terminates an on-going data transmission/reception.*

- I\_u8 [lin\\_llc\\_set\\_low\\_power\\_mode](#) (I\_ifc\_handle iii)

*Let the low level driver go to low power mode.*

- I\_u8 [lin\\_llc\\_set\\_response](#) (I\_ifc\_handle iii, I\_u8 response\_length)

*This function sends frame data that is contained in LIN\_llc\_response\_buffer[iii].*

- I\_u8 [lin\\_llc\\_rx\\_response](#) (I\_ifc\_handle iii, I\_u8 response\_length)

*This function receives frame data into the LIN\_llc\_response\_buffer[iii] buffer.*

- void [lin\\_llc\\_timeout\\_service](#) (I\_ifc\_handle iii)

*Callback function for Timer Interrupt Handler In timer IRQ handler, call this function. Used to check if frame timeout has occurred during frame data transmission and reception, to check for N\_As and N\_Cr timeout for LIN 2.1 and above. This function also check if there is no LIN bus communication (no headers and no frame data transferring) for Idle timeout (s), then put LIN node to Sleep mode. Users may initialize a timer (for example FTM)with period of Timeout unit (default: 500 micro seconds) to call [lin\\_llc\\_timeout\\_service](#)(). For an interface iii, Idle timeout (s) = max\_idle\_timeout\_cnt \* Timeout unit (us) frame timeout (us) = frame\_timeout\_cnt \* Timeout unit (us) N\_As timeout (us) = N\_As\_timeout \* Timeout unit (us) N\_Cr timeout (us) = N\_Cr\_timeout \* Timeout unit (us)*

## Variables

- const [lin\\_node\\_attribute\\_t](#) [g\\_lin\\_node\\_attribute\\_array](#) [LIN\_NUM\_OF\_SLAVE\_IFCS]
- [lin\\_master\\_data\\_t](#) [g\\_lin\\_master\\_data\\_array](#) [LIN\_NUM\_OF\_MASTER\_IFCS]
- [lin\\_tl\\_descriptor\\_t](#) [g\\_lin\\_tl\\_descriptor\\_array](#) [LIN\_NUM\_OF\_IFCS]
- const [lin\\_protocol\\_user\\_config\\_t](#) [g\\_lin\\_protocol\\_user\\_cfg\\_array](#) [LIN\_NUM\_OF\_IFCS]
- [lin\\_protocol\\_state\\_t](#) [g\\_lin\\_protocol\\_state\\_array](#) [LIN\_NUM\_OF\_IFCS]
- I\_u8 [g\\_lin\\_frame\\_data\\_buffer](#) [LIN\_FRAME\_BUF\_SIZE]
- I\_u8 [g\\_lin\\_flag\\_handle\\_tbl](#) [LIN\_FLAG\_BUF\_SIZE]
- I\_bool [g\\_lin\\_frame\\_flag\\_handle\\_tbl](#) [LIN\_NUM\_OF\_FRMS]
- const I\_u32 [g\\_lin\\_virtual\\_ifc](#) [LIN\_NUM\_OF\_IFCS]
- const I\_ifc\_handle [g\\_lin\\_hardware\\_ifc](#) [HARDWARE\_INSTANCE\_COUNT]
- const [lin\\_timer\\_get\\_time\\_interval\\_t](#) [timerGetTimeIntervalCallbackArr](#) [LIN\_NUM\_OF\_IFCS]

## 14.69.2 Data Structure Documentation

### 14.69.2.1 struct [lin\\_word\\_status\\_str\\_t](#)

status of LIN bus Implements : [lin\\_word\\_status\\_str\\_t](#) Class

Definition at line 150 of file [lin.h](#).

## Data Fields

- unsigned int [error\\_in\\_res](#): 1
- unsigned int [successful\\_transfer](#): 1
- unsigned int [overrun](#): 1
- unsigned int [go\\_to\\_sleep\\_flg](#): 1
- unsigned int [bus\\_activity](#): 1
- unsigned int [event\\_trigger\\_collision\\_flg](#): 1
- unsigned int [save\\_config\\_flg](#): 1
- unsigned int [reserved](#): 1
- unsigned int [last\\_pid](#): 8

## Field Documentation

### 14.69.2.1.1 unsigned int bus\_activity

Bus activity

Definition at line 156 of file lin.h.

### 14.69.2.1.2 unsigned int error\_in\_res

Error in response

Definition at line 152 of file lin.h.

### 14.69.2.1.3 unsigned int event\_trigger\_collision\_flg

Event trigger collision

Definition at line 157 of file lin.h.

### 14.69.2.1.4 unsigned int go\_to\_sleep\_flg

Goto sleep

Definition at line 155 of file lin.h.

### 14.69.2.1.5 unsigned int last\_pid

Last PID

Definition at line 160 of file lin.h.

### 14.69.2.1.6 unsigned int overrun

Overrun

Definition at line 154 of file lin.h.

### 14.69.2.1.7 unsigned int reserved

Dummy

Definition at line 159 of file lin.h.

### 14.69.2.1.8 unsigned int save\_config\_flg

Save configuration

Definition at line 158 of file lin.h.

### 14.69.2.1.9 unsigned int successful\_transfer

Successful transfer

Definition at line 153 of file lin.h.

#### 14.69.2.2 struct lin\_serial\_number\_t

Serial number Implements : lin\_serial\_number\_t\_Class.

Definition at line 177 of file lin.h.

##### Data Fields

- [I\\_u8 serial\\_0](#)
- [I\\_u8 serial\\_1](#)
- [I\\_u8 serial\\_2](#)
- [I\\_u8 serial\\_3](#)

##### Field Documentation

#### 14.69.2.2.1 I\_u8 serial\_0

Serial 0

Definition at line 179 of file lin.h.

#### 14.69.2.2.2 I\_u8 serial\_1

Serial 1

Definition at line 180 of file lin.h.

#### 14.69.2.2.3 I\_u8 serial\_2

Serial 2

Definition at line 181 of file lin.h.

#### 14.69.2.2.4 I\_u8 serial\_3

Serial 3

Definition at line 182 of file lin.h.

#### 14.69.2.3 struct lin\_node\_attribute\_t

Attributes of LIN node Implements : lin\_node\_attribute\_t\_Class.

Definition at line 189 of file lin.h.

##### Data Fields

- [I\\_u8 \\* configured\\_NAD\\_ptr](#)
- [I\\_u8 initial\\_NAD](#)
- [lin\\_product\\_id\\_t product\\_id](#)
- [lin\\_serial\\_number\\_t serial\\_number](#)
- [I\\_u8 \\* resp\\_err\\_frm\\_id\\_ptr](#)
- [I\\_u8 num\\_frame\\_have\\_esignal](#)
- [I\\_signal\\_handle response\\_error](#)
- [I\\_u8 \\* response\\_error\\_byte\\_offset\\_ptr](#)
- [I\\_u8 \\* response\\_error\\_bit\\_offset\\_ptr](#)
- [I\\_u8 num\\_of\\_fault\\_state\\_signal](#)
- [const I\\_signal\\_handle \\* fault\\_state\\_signal\\_ptr](#)
- [I\\_u16 P2\\_min](#)
- [I\\_u16 ST\\_min](#)
- [I\\_u16 N\\_As\\_timeout](#)

- [I\\_u16 N\\_Cr\\_timeout](#)
- [I\\_u8 number\\_support\\_sid](#)
- `const I_u8 * service\_supported\_ptr`
- `I_u8 * service\_flags\_ptr`

#### Field Documentation

##### 14.69.2.3.1 `I_u8* configured_NAD_ptr`

NAD value used in configuration command

Definition at line 191 of file lin.h.

##### 14.69.2.3.2 `const I_signal_handle* fault_state_signal_ptr`

List of fault state signal

Definition at line 201 of file lin.h.

##### 14.69.2.3.3 `I_u8 initial_NAD`

Initial NAD

Definition at line 192 of file lin.h.

##### 14.69.2.3.4 `I_u16 N_As_timeout`

N\_As\_timeout

Definition at line 204 of file lin.h.

##### 14.69.2.3.5 `I_u16 N_Cr_timeout`

N\_Cr\_timeout

Definition at line 205 of file lin.h.

##### 14.69.2.3.6 `I_u8 num_frame_have_esignal`

Number of frame contain error signal

Definition at line 196 of file lin.h.

##### 14.69.2.3.7 `I_u8 num_of_fault_state_signal`

Number of Fault state signal

Definition at line 200 of file lin.h.

##### 14.69.2.3.8 `I_u8 number_support_sid`

Number of supported diagnostic services

Definition at line 206 of file lin.h.

##### 14.69.2.3.9 `I_u16 P2_min`

P2 min

Definition at line 202 of file lin.h.

##### 14.69.2.3.10 `lin_product_id_t product_id`

Product ID

Definition at line 193 of file lin.h.

**14.69.2.3.11** `I_u8* resp_err_frm_id_ptr`

List index of frame contain response error signal

Definition at line 195 of file lin.h.

**14.69.2.3.12** `I_signal_handle response_error`

Signal used to update response error

Definition at line 197 of file lin.h.

**14.69.2.3.13** `I_u8* response_error_bit_offset_ptr`

Bit offset of response error signal

Definition at line 199 of file lin.h.

**14.69.2.3.14** `I_u8* response_error_byte_offset_ptr`

Byte offset of response error signal

Definition at line 198 of file lin.h.

**14.69.2.3.15** `lin_serial_number_t serial_number`

Serial number

Definition at line 194 of file lin.h.

**14.69.2.3.16** `I_u8* service_flags_ptr`

List of associated flags with supported diagnostic services

Definition at line 208 of file lin.h.

**14.69.2.3.17** `const I_u8* service_supported_ptr`

List of supported diagnostic service

Definition at line 207 of file lin.h.

**14.69.2.3.18** `I_u16 ST_min`

ST min

Definition at line 203 of file lin.h.

**14.69.2.4** `struct lin_associate_frame_t`

Informations of associated frame Implements : `lin_associate_frame_t_Class`.

Definition at line 240 of file lin.h.

**Data Fields**

- `I_u8 num_of_associated_uncond_frames`
- `const I_frame_handle * associated_uncond_frame_ptr`
- `I_u8 coll_resolv_schd`

**Field Documentation****14.69.2.4.1** `const I_frame_handle* associated_uncond_frame_ptr`

Associated unconditional frame ID

Definition at line 243 of file lin.h.

#### 14.69.2.4.2 `l_u8 coll_resolv_schd`

Collision resolver index in the schedule table, used in event trigger frame case MASTER

Definition at line 244 of file lin.h.

#### 14.69.2.4.3 `l_u8 num_of_associated_uncond_frames`

Number of associated unconditional frame ID

Definition at line 242 of file lin.h.

#### 14.69.2.5 `struct lin_frame_t`

Frame description structure Implements : `lin_frame_t_Class`.

Definition at line 251 of file lin.h.

##### Data Fields

- [lin\\_frame\\_type\\_t frm\\_type](#)
- [l\\_u8 frm\\_len](#)
- [lin\\_frame\\_response\\_t frm\\_response](#)
- [l\\_u16 frm\\_offset](#)
- [l\\_u8 flag\\_offset](#)
- [l\\_u8 flag\\_size](#)
- [const lin\\_associate\\_frame\\_t \\* frame\\_data\\_ptr](#)

##### Field Documentation

#### 14.69.2.5.1 `l_u8 flag_offset`

Flag byte offset in flag buffer

Definition at line 257 of file lin.h.

#### 14.69.2.5.2 `l_u8 flag_size`

Flag size in flag buffer

Definition at line 258 of file lin.h.

#### 14.69.2.5.3 `const lin_associate_frame_t* frame_data_ptr`

List of Signal to which the frame is associated and its offset

Definition at line 259 of file lin.h.

#### 14.69.2.5.4 `l_u8 frm_len`

Length of the frame

Definition at line 254 of file lin.h.

#### 14.69.2.5.5 `l_u16 frm_offset`

Frame byte offset in frame buffer

Definition at line 256 of file lin.h.

#### 14.69.2.5.6 `lin_frame_response_t frm_response`

Action response when received PID

Definition at line 255 of file lin.h.

#### 14.69.2.5.7 `lin_frame_type_t frm_type`

Frame information (unconditional or event triggered..)

Definition at line 253 of file lin.h.

#### 14.69.2.6 `struct lin_schedule_data_t`

LIN schedule structure Implements : `lin_schedule_data_t_Class`.

Definition at line 288 of file lin.h.

##### Data Fields

- `I_frame_handle frm_id`
- `I_u8 delay_integer`
- `lin_tl_queue_t tl_queue_data`

##### Field Documentation

#### 14.69.2.6.1 `I_u8 delay_integer`

Actual slot time in INTEGER for one frame

Definition at line 291 of file lin.h.

#### 14.69.2.6.2 `I_frame_handle frm_id`

Frame ID, in case of unconditional or event triggered frame. For sporadic frame the value will be 0 (zero)

Definition at line 290 of file lin.h.

#### 14.69.2.6.3 `lin_tl_queue_t tl_queue_data`

Data used in case of diagnostic or configuration frame

Definition at line 292 of file lin.h.

#### 14.69.2.7 `struct lin_schedule_t`

Schedule table description Implements : `lin_schedule_t_Class`.

Definition at line 299 of file lin.h.

##### Data Fields

- `I_u8 num_slots`
- `lin_sch_tbl_type_t sch_tbl_type`
- `const lin_schedule_data_t * ptr_sch_data_ptr`

##### Field Documentation

#### 14.69.2.7.1 `I_u8 num_slots`

Number of frame slots in the schedule table

Definition at line 301 of file lin.h.

#### 14.69.2.7.2 `const lin_schedule_data_t* ptr_sch_data_ptr`

Address of the schedule table

Definition at line 303 of file lin.h.

### 14.69.2.7.3 `lin_sch_tbl_type_t sch_tbl_type`

Schedule table type

Definition at line 302 of file lin.h.

### 14.69.2.8 `struct lin_transport_layer_queue_t`

Transport layer queue Implements : `lin_transport_layer_queue_t_Class`.

Definition at line 437 of file lin.h.

#### Data Fields

- `I_u16 queue_header`
- `I_u16 queue_tail`
- `Id_queue_status_t queue_status`
- `I_u16 queue_current_size`
- `I_u16 queue_max_size`
- `lin_tl_pdu_data_t * tl_pdu_ptr`

#### Field Documentation

##### 14.69.2.8.1 `I_u16 queue_current_size`

Current size

Definition at line 442 of file lin.h.

##### 14.69.2.8.2 `I_u16 queue_header`

The first element of queue

Definition at line 439 of file lin.h.

##### 14.69.2.8.3 `I_u16 queue_max_size`

Maximum size

Definition at line 443 of file lin.h.

##### 14.69.2.8.4 `Id_queue_status_t queue_status`

Status of queue

Definition at line 441 of file lin.h.

##### 14.69.2.8.5 `I_u16 queue_tail`

The last element of queue

Definition at line 440 of file lin.h.

##### 14.69.2.8.6 `lin_tl_pdu_data_t* tl_pdu_ptr`

PDU data

Definition at line 444 of file lin.h.

### 14.69.2.9 `struct lin_tl_descriptor_t`

Transport layer description Implements : `lin_tl_descriptor_t_Class`.

Definition at line 464 of file lin.h.

## Data Fields

- [lin\\_transport\\_layer\\_queue\\_t tl\\_tx\\_queue](#)
- [lin\\_transport\\_layer\\_queue\\_t tl\\_rx\\_queue](#)
- [lin\\_message\\_status\\_t rx\\_msg\\_status](#)
- [l\\_u16 rx\\_msg\\_size](#)
- [lin\\_message\\_status\\_t tx\\_msg\\_status](#)
- [l\\_u16 tx\\_msg\\_size](#)
- [lin\\_last\\_cfg\\_result\\_t last\\_cfg\\_result](#)
- [l\\_u8 last\\_RSID](#)
- [l\\_u8 ld\\_error\\_code](#)
- [lin\\_message\\_timeout\\_type\\_t check\\_timeout\\_type](#)
- [l\\_u16 check\\_timeout](#)
- [lin\\_product\\_id\\_t \\* product\\_id\\_ptr](#)
- [l\\_u8 num\\_of\\_pdu](#)
- [l\\_u8 frame\\_counter](#)
- [lin\\_diagnostic\\_state\\_t diag\\_state](#)
- [diag\\_interleaved\\_state\\_t diag\\_interleave\\_state](#)
- [l\\_u16 interleave\\_timeout\\_counter](#)
- [l\\_u8 slave\\_resp\\_cnt](#)
- [lin\\_service\\_status\\_t service\\_status](#)
- [bool ld\\_return\\_data](#)
- [bool FF\\_pdu\\_received](#)
- [l\\_u8 \\* receive\\_message\\_ptr](#)
- [l\\_u8 \\* receive\\_NAD\\_ptr](#)
- [l\\_u16 \\* receive\\_message\\_length\\_ptr](#)

## Field Documentation

### 14.69.2.9.1 l\_u16 check\_timeout

Timeout counter for N\_As and N\_Cr timeout

Definition at line 484 of file lin.h.

### 14.69.2.9.2 lin\_message\_timeout\_type\_t check\_timeout\_type

Timeout type

Definition at line 483 of file lin.h.

### 14.69.2.9.3 diag\_interleaved\_state\_t diag\_interleave\_state

state of diagnostic interleaved mode

Definition at line 489 of file lin.h.

### 14.69.2.9.4 lin\_diagnostic\_state\_t diag\_state

Diagnostic state

Definition at line 488 of file lin.h.

### 14.69.2.9.5 bool FF\_pdu\_received

Status of FF pdu

Definition at line 495 of file lin.h.

**14.69.2.9.6 I\_u8 frame\_counter**

Frame counter in received message

Definition at line 487 of file lin.h.

**14.69.2.9.7 I\_u16 interleave\_timeout\_counter**

Interleaved timeout counter

Definition at line 490 of file lin.h.

**14.69.2.9.8 lin\_last\_cfg\_result\_t last\_cfg\_result**

Status of the last configuration service

Definition at line 479 of file lin.h.

**14.69.2.9.9 I\_u8 last\_RSID**

RSID of the last node configuration service

Definition at line 480 of file lin.h.

**14.69.2.9.10 I\_u8 ld\_error\_code**

Error code in case of positive response

Definition at line 481 of file lin.h.

**14.69.2.9.11 bool ld\_return\_data**

Decide return data of diagnostic frame to pointer of ld\_receive\_message function

Definition at line 494 of file lin.h.

**14.69.2.9.12 I\_u8 num\_of\_pdu**

Number of received pdu

Definition at line 486 of file lin.h.

**14.69.2.9.13 lin\_product\_id\_t\* product\_id\_ptr**

To store address of RAM area contain response

Definition at line 485 of file lin.h.

**14.69.2.9.14 I\_u16\* receive\_message\_length\_ptr**

Pointer to receive\_message\_length of user

Definition at line 500 of file lin.h.

**14.69.2.9.15 I\_u8\* receive\_message\_ptr**

Pointer to receive\_message array of user

Definition at line 498 of file lin.h.

**14.69.2.9.16 I\_u8\* receive\_NAD\_ptr**

Pointer to receive\_NAD of user

Definition at line 499 of file lin.h.

**14.69.2.9.17** `_u16 rx_msg_size`

Size of message in queue

Definition at line 473 of file lin.h.

**14.69.2.9.18** `lin_message_status_t rx_msg_status`

Cooked rx status

Definition at line 472 of file lin.h.

**14.69.2.9.19** `lin_service_status_t service_status`

Status of the last configuration service

Definition at line 492 of file lin.h.

**14.69.2.9.20** `_u8 slave_resp_cnt`

Slave Response data counter

Definition at line 491 of file lin.h.

**14.69.2.9.21** `lin_transport_layer_queue_t tl_rx_queue`

Pointer to receive queue on TL

Definition at line 468 of file lin.h.

**14.69.2.9.22** `lin_transport_layer_queue_t tl_tx_queue`

Pointer to transmit queue on TL

Definition at line 467 of file lin.h.

**14.69.2.9.23** `_u16 tx_msg_size`

Size of message in queue

Definition at line 477 of file lin.h.

**14.69.2.9.24** `lin_message_status_t tx_msg_status`

Cooked tx status

Definition at line 476 of file lin.h.

**14.69.2.10** `struct lin_protocol_user_config_t`

Configuration structure Implements : `lin_protocol_user_config_t_Class`.

Definition at line 510 of file lin.h.

**Data Fields**

- [lin\\_protocol\\_handle\\_t protocol\\_version](#)
- [lin\\_protocol\\_handle\\_t language\\_version](#)
- [lin\\_diagnostic\\_class\\_t diagnostic\\_class](#)
- `bool` function
- `_u8` `number_of_configurable_frames`
- `_u8` `frame_start`
- `const lin_frame_t * frame_tbl_ptr`
- `const _u16 * list_identifiers_ROM_ptr`
- `_u8 * list_identifiers_RAM_ptr`

- `I_u16 max_idle_timeout_cnt`
- `I_u8 num_of_schedules`
- `I_u8 schedule_start`
- `const lin_schedule_t * schedule_tbl`
- `I_ifc_slave_handle slave_ifc_handle`
- `I_ifc_master_handle master_ifc_handle`
- `lin_user_config_t * lin_user_config_ptr`
- `lin_tl_pdu_data_t * tl_tx_queue_data_ptr`
- `lin_tl_pdu_data_t * tl_rx_queue_data_ptr`
- `I_u16 max_message_length`

#### Field Documentation

##### 14.69.2.10.1 `lin_diagnostic_class_t diagnostic_class`

Diagnostic class

Definition at line 514 of file lin.h.

##### 14.69.2.10.2 `I_u8 frame_start`

Start index of frame list

Definition at line 518 of file lin.h.

##### 14.69.2.10.3 `const lin_frame_t* frame_tbl_ptr`

Frame list except diagnostic frames

Definition at line 519 of file lin.h.

##### 14.69.2.10.4 `bool` function

Function `LIN_MASTER` or `LIN_SLAVE_`)

Definition at line 515 of file lin.h.

##### 14.69.2.10.5 `lin_protocol_handle_t language_version`

Language version

Definition at line 513 of file lin.h.

##### 14.69.2.10.6 `lin_user_config_t* lin_user_config_ptr`

Pointer to LIN driver user configuration structure

Definition at line 529 of file lin.h.

##### 14.69.2.10.7 `I_u8* list_identifiers_RAM_ptr`

Configuration in RAM

Definition at line 522 of file lin.h.

##### 14.69.2.10.8 `const I_u16* list_identifiers_ROM_ptr`

Configuration in ROM

Definition at line 521 of file lin.h.

##### 14.69.2.10.9 `I_ifc_master_handle master_ifc_handle`

Interface handler of master node

Definition at line 528 of file lin.h.

**14.69.2.10.10** `I_u16 max_idle_timeout_cnt`

Max Idle timeout counter

Definition at line 523 of file lin.h.

**14.69.2.10.11** `I_u16 max_message_length`

Max message length

Definition at line 533 of file lin.h.

**14.69.2.10.12** `I_u8 num_of_schedules`

Number of schedule table

Definition at line 524 of file lin.h.

**14.69.2.10.13** `I_u8 number_of_configurable_frames`

Number of frame except diagnostic frames

Definition at line 517 of file lin.h.

**14.69.2.10.14** `lin_protocol_handle_t protocol_version`

Protocol version

Definition at line 512 of file lin.h.

**14.69.2.10.15** `I_u8 schedule_start`

Start index of schedule table list

Definition at line 525 of file lin.h.

**14.69.2.10.16** `const lin_schedule_t* schedule_tbl`

Schedule table list

Definition at line 526 of file lin.h.

**14.69.2.10.17** `I_ifc_slave_handle slave_ifc_handle`

Interface handler of slave node

Definition at line 527 of file lin.h.

**14.69.2.10.18** `lin_tl_pdu_data_t* tl_rx_queue_data_ptr`

Rx queue data

Definition at line 532 of file lin.h.

**14.69.2.10.19** `lin_tl_pdu_data_t* tl_tx_queue_data_ptr`

Tx queue data

Definition at line 531 of file lin.h.

**14.69.2.11** `struct lin_master_data_t`

LIN master configuration structure Implements : `lin_master_data_t_Class`.

Definition at line 541 of file lin.h.

## Data Fields

- `I_u8 active_schedule_id`
- `I_u8 previous_schedule_id`
- `I_u8 * schedule_start_entry_ptr`
- `I_bool event_trigger_collision_flg`
- `I_u8 master_data_buffer [8]`
- `I_u16 frm_offset`
- `I_u8 frm_size`
- `I_u8 flag_offset`
- `I_u8 flag_size`
- `I_bool send_slave_res_flg`
- `I_bool send_functional_request_flg`

## Field Documentation

### 14.69.2.11.1 `I_u8 active_schedule_id`

Active schedule table id

Definition at line 543 of file lin.h.

### 14.69.2.11.2 `I_bool event_trigger_collision_flg`

Flag trigger collision event

Definition at line 546 of file lin.h.

### 14.69.2.11.3 `I_u8 flag_offset`

Flag offset

Definition at line 550 of file lin.h.

### 14.69.2.11.4 `I_u8 flag_size`

Flag size

Definition at line 551 of file lin.h.

### 14.69.2.11.5 `I_u16 frm_offset`

Frame offset

Definition at line 548 of file lin.h.

### 14.69.2.11.6 `I_u8 frm_size`

Size of frame

Definition at line 549 of file lin.h.

### 14.69.2.11.7 `I_u8 master_data_buffer[8]`

Master data buffer

Definition at line 547 of file lin.h.

### 14.69.2.11.8 `I_u8 previous_schedule_id`

Previous schedule table id

Definition at line 544 of file lin.h.

**14.69.2.11.9** `I_u8* schedule_start_entry_ptr`

Start entry of each schedule table

Definition at line 545 of file lin.h.

**14.69.2.11.10** `I_bool send_functional_request_flg`

Flag send Functional Request

Definition at line 553 of file lin.h.

**14.69.2.11.11** `I_bool send_slave_res_flg`

Flag to send Slave Response Schedule

Definition at line 552 of file lin.h.

**14.69.2.12** `struct lin_protocol_state_t`

LIN protocol status structure Implements : `lin_protocol_state_t_Class`.

Definition at line 560 of file lin.h.

**Data Fields**

- `I_u16 baud_rate`
- `I_u8 * response_buffer_ptr`
- `I_u8 response_length`
- `I_u8 successful_transfer`
- `I_u8 error_in_response`
- `I_bool go_to_sleep_flg`
- `I_u8 current_id`
- `I_u8 last_pid`
- `I_u8 num_of_processed_frame`
- `I_u8 overrun_flg`
- `lin_word_status_str_t word_status`
- `I_u8 next_transmit_tick`
- `I_bool save_config_flg`
- `I_diagnostic_mode_t diagnostic_mode`
- `I_u16 frame_timeout_cnt`
- `I_u16 idle_timeout_cnt`
- `I_bool transmit_error_resp_sig_flg`

**Field Documentation****14.69.2.12.1** `I_u16 baud_rate`

Adjusted baud rate

Definition at line 563 of file lin.h.

**14.69.2.12.2** `I_u8 current_id`

Current PID

Definition at line 569 of file lin.h.

**14.69.2.12.3** `I_diagnostic_mode_t diagnostic_mode`

Diagnostic mode

Definition at line 576 of file lin.h.

**14.69.2.12.4 I\_u8 error\_in\_response**

Error response

Definition at line 567 of file lin.h.

**14.69.2.12.5 I\_u16 frame\_timeout\_cnt**

Frame timeout counter for monitoring if timeout occurs during data transferring

Definition at line 577 of file lin.h.

**14.69.2.12.6 I\_bool go\_to\_sleep\_flg**

Go to sleep flag

Definition at line 568 of file lin.h.

**14.69.2.12.7 I\_u16 idle\_timeout\_cnt**

Idle timeout counter

Definition at line 578 of file lin.h.

**14.69.2.12.8 I\_u8 last\_pid**

Last PID

Definition at line 570 of file lin.h.

**14.69.2.12.9 I\_u8 next\_transmit\_tick**

Used to count the next transmit tick

Definition at line 574 of file lin.h.

**14.69.2.12.10 I\_u8 num\_of\_processed\_frame**

Number of processed frames

Definition at line 571 of file lin.h.

**14.69.2.12.11 I\_u8 overrun\_flg**

overrun flag

Definition at line 572 of file lin.h.

**14.69.2.12.12 I\_u8\* response\_buffer\_ptr**

Response buffer

Definition at line 564 of file lin.h.

**14.69.2.12.13 I\_u8 response\_length**

Response length

Definition at line 565 of file lin.h.

**14.69.2.12.14 I\_bool save\_config\_flg**

Set when save configuration request has been received

Definition at line 575 of file lin.h.

**14.69.2.12.15** `I_u8` `successful_transfer`

Transfer flag

Definition at line 566 of file `lin.h`.

**14.69.2.12.16** `I_bool` `transmit_error_resp_sig_flg`

Flag indicates that the error response signal is going to be sent

Definition at line 579 of file `lin.h`.

**14.69.2.12.17** `lin_word_status_str_t` `word_status`

Word status

Definition at line 573 of file `lin.h`.

**14.69.3** Macro Definition Documentation**14.69.3.1** `#define` `CALLBACK_HANDLER( iii, event_id, id )` `lin_pid_resp_callback_handler((iii), (event_id), (id))`

`CALLBACK_HANDLER`.

**Note**

call [lin\\_pid\\_resp\\_callback\\_handler\(\)](#) function in MASTER mode

Definition at line 685 of file `lin.h`.

**14.69.3.2** `#define` `INTERLEAVE_MAX_TIMEOUT (I_u16)(1000000U/TIME_OUT_UNIT_US)`

Slave node interleaved diagnostic response timeout

Definition at line 447 of file `lin.h`.

**14.69.3.3** `#define` `LD_ID_NO_RESPONSE 0x52U`

Positive response

Definition at line 87 of file `lin.h`.

**14.69.3.4** `#define` `LD_NEGATIVE_RESPONSE 0x53U`

Negative response

Definition at line 88 of file `lin.h`.

**14.69.3.5** `#define` `LD_POSITIVE_RESPONSE 0x54U`

Positive response

Definition at line 89 of file `lin.h`.

**14.69.3.6** `#define` `LIN_LLD_ERROR 0xFFU`

Return value is ERROR

Definition at line 93 of file `lin.h`.

**14.69.3.7** `#define` `LIN_LLD_OK 0x00U`

Return value is OK

Definition at line 92 of file `lin.h`.

**14.69.3.8 #define LIN\_MASTER 1**

Master node

Definition at line 168 of file lin.h.

**14.69.3.9 #define LIN\_READ\_USR\_DEF\_MAX 63U**

Max user defined

Definition at line 84 of file lin.h.

**14.69.3.10 #define LIN\_READ\_USR\_DEF\_MIN 32U**

Min user defined

Definition at line 83 of file lin.h.

**14.69.3.11 #define LIN\_SLAVE 0**

Mode of LIN node (master or slave)

Slave node

Definition at line 167 of file lin.h.

**14.69.3.12 #define LIN\_TL\_CALLBACK\_HANDLER( *iii*, *tl\_event\_id*, *id* ) lin\_tl\_callback\_handler(*iii*), (*tl\_event\_id*), (*id*)**

Definition at line 374 of file lin.h.

**14.69.3.13 #define PCI\_RES\_ASSIGN\_FRAME\_ID\_RANGE 0x01U**

PCI response value assign frame id range

Definition at line 80 of file lin.h.

**14.69.3.14 #define PCI\_RES\_READ\_BY\_IDENTIFY 0x06U**

PCI response value read by identify

Definition at line 78 of file lin.h.

**14.69.3.15 #define PCI\_RES\_SAVE\_CONFIGURATION 0x01U**

PCI response value save configuration

Definition at line 79 of file lin.h.

**14.69.3.16 #define PCI\_SAVE\_CONFIGURATION 0x01U**

PCI value save configuration

Definition at line 75 of file lin.h.

**14.69.3.17 #define SERVICE\_FAULT\_MEMORY\_CLEAR 0x14U**

Service fault memory clear

Definition at line 72 of file lin.h.

**14.69.3.18 #define SERVICE\_ASSIGN\_FRAME\_ID 0xB1U**

Assign frame id service

Definition at line 61 of file lin.h.

14.69.3.19 `#define SERVICE_ASSIGN_FRAME_ID_RANGE 0xB7U`

Assign frame id range service

Definition at line 65 of file lin.h.

14.69.3.20 `#define SERVICE_ASSIGN_NAD 0xB0U`

Assign NAD service

Definition at line 60 of file lin.h.

14.69.3.21 `#define SERVICE_CONDITIONAL_CHANGE_NAD 0xB3U`

Conditional change NAD service

Definition at line 63 of file lin.h.

14.69.3.22 `#define SERVICE_FAULT_MEMORY_READ 0x19U`

Service fault memory read

Definition at line 71 of file lin.h.

14.69.3.23 `#define SERVICE_IO_CONTROL_BY_IDENTIFY 0x2FU`

Service I/O control

Definition at line 70 of file lin.h.

14.69.3.24 `#define SERVICE_READ_BY_IDENTIFY 0xB2U`

Read by identify service

Definition at line 62 of file lin.h.

14.69.3.25 `#define SERVICE_READ_DATA_BY_IDENTIFY 0x22U`

Service read data by identifier

Definition at line 67 of file lin.h.

14.69.3.26 `#define SERVICE_SAVE_CONFIGURATION 0xB6U`

Save configuration service

Definition at line 64 of file lin.h.

14.69.3.27 `#define SERVICE_SESSION_CONTROL 0x10U`

Service session control

Definition at line 69 of file lin.h.

14.69.3.28 `#define SERVICE_WRITE_DATA_BY_IDENTIFY 0x2EU`

Service write data by identifier

Definition at line 68 of file lin.h.

## 14.69.4 Typedef Documentation

14.69.4.1 `typedef I_u8 lin_tl_pdu_data_t[8]`

PDU data. Implements : `lin_tl_pdu_data_t_Class`.

Definition at line 99 of file lin.h.

#### 14.69.4.2 typedef l\_u8 lin\_tl\_queue\_t[8]

LIN transport layer queue Implements : lin\_tl\_queue\_t\_Class.

Definition at line 269 of file lin.h.

### 14.69.5 Enumeration Type Documentation

#### 14.69.5.1 enum diag\_interleaved\_state\_t

State of diagnostic interleaved mode Implements : diag\_interleaved\_state\_t\_Class.

#### Enumerator

**DIAG\_NOT\_START** Not into slave response schedule with interleaved mode

**DIAG\_NO\_RESPONSE** Master send 0x3D but slave does not response

**DIAG\_RESPONSE** Response receive

Definition at line 453 of file lin.h.

#### 14.69.5.2 enum l\_diagnostic\_mode\_t

Diagnostic mode Implements : l\_diagnostic\_mode\_t\_Class.

#### Enumerator

**DIAG\_NONE** None

**DIAG\_INTERLEAVE\_MODE** Interleave mode

**DIAG\_ONLY\_MODE** Diagnostic only mode

Definition at line 313 of file lin.h.

#### 14.69.5.3 enum ld\_queue\_status\_t

Status of queue Implements : ld\_queue\_status\_t\_Class.

#### Enumerator

**LD\_NO\_DATA** Rx Queue is empty, has no data

**LD\_DATA\_AVAILABLE** Data in queue is available

**LD\_RECEIVE\_ERROR** Receive data is error for LIN21 and above

**LD\_QUEUE\_FULL** The queue is full

**LD\_QUEUE\_AVAILABLE** Queue is available for insert data for LIN21 and above

**LD\_QUEUE\_EMPTY** Tx Queue is empty

**LD\_TRANSMIT\_ERROR** Error while transmitting for LIN21 and above

**LD\_TRANSFER\_ERROR** Error while transmitting/receiving for LIN20 and J2602

Definition at line 380 of file lin.h.

#### 14.69.5.4 enum lin\_diagnostic\_class\_t

List of diagnostic classes Implements : lin\_diagnostic\_class\_t\_Class.

#### Enumerator

**LIN\_DIAGNOSTIC\_CLASS\_1** LIN Diagnostic Class 1

***LIN\_DIAGNOSTIC\_CLASS\_II*** LIN Diagnostic Class 2

***LIN\_DIAGNOSTIC\_CLASS\_III*** LIN Diagnostic Class 3

Definition at line 139 of file lin.h.

#### 14.69.5.5 enum `lin_diagnostic_state_t`

LIN diagnostic state Implements : `lin_diagnostic_state_t_Class`.

Enumerator

***LD\_DIAG\_IDLE*** IDLE

***LD\_DIAG\_TX\_PHY*** Diagnostic transmit physical

***LD\_DIAG\_TX\_FUNCTIONAL*** Diagnostic transmit active

***LD\_DIAG\_TX\_INTERLEAVED*** Diagnostic transmit in interleave mode

***LD\_DIAG\_RX\_PHY*** Diagnostic receive in physical

***LD\_DIAG\_RX\_FUNCTIONAL*** Diagnostic receive functional request

***LD\_DIAG\_RX\_INTERLEAVED*** Diagnostic receive in interleave mode

Definition at line 411 of file lin.h.

#### 14.69.5.6 enum `lin_frame_response_t`

LIN frame response Implements : `lin_frame_response_t_Class`.

Enumerator

***LIN\_RES\_PUB*** Publisher response

***LIN\_RES\_SUB*** Subscriber response

Definition at line 230 of file lin.h.

#### 14.69.5.7 enum `lin_frame_type_t`

Types of frame Implements : `lin_frame_type_t_Class`.

Enumerator

***LIN\_FRM\_UNCD*** Unconditional frame

***LIN\_FRM\_EVNT*** Event triggered frame

***LIN\_FRM\_SPRDC*** Sporadic frame

***LIN\_FRM\_DIAG*** Diagnostic frame

Definition at line 218 of file lin.h.

#### 14.69.5.8 enum `lin_last_cfg_result_t`

Status of the last configuration call completed Implements : `lin_last_cfg_result_t_Class`.

Enumerator

***LD\_SUCCESS*** The service was successfully carried out

***LD\_NEGATIVE*** The service failed, more information can be found by parsing `error_code`

***LD\_NO\_RESPONSE*** No response was received on the request

***LD\_OVERWRITTEN*** The slave response frame has been overwritten by another operation

Definition at line 336 of file lin.h.

14.69.5.9 enum `lin_lld_event_id_t`

Event id Implements : `lin_lld_event_id_t_Class`.

## Enumerator

**`LIN_LLD_PID_OK`** `LIN_LLD_PID_OK`  
**`LIN_LLD_TX_COMPLETED`** `LIN_LLD_TX_COMPLETED`  
**`LIN_LLD_RX_COMPLETED`** `LIN_LLD_RX_COMPLETED`  
**`LIN_LLD_PID_ERR`** `LIN_LLD_PID_ERR`  
**`LIN_LLD_FRAME_ERR`** `LIN_LLD_FRAME_ERR`  
**`LIN_LLD_CHECKSUM_ERR`** `LIN_LLD_CHECKSUM_ERR`  
**`LIN_LLD_READBACK_ERR`** `LIN_LLD_READBACK_ERR`  
**`LIN_LLD_NODATA_TIMEOUT`** No data timeout or received part of data but not completed  
**`LIN_LLD_BUS_ACTIVITY_TIMEOUT`** `LIN_LLD_BUS_ACTIVITY_TIMEOUT`

Definition at line 109 of file `lin.h`.

14.69.5.10 enum `lin_message_status_t`

Status of LIN message Implements : `lin_message_status_t_Class`.

## Enumerator

**`LD_NO_MSG`** No message  
**`LD_IN_PROGRESS`** In progress  
**`LD_COMPLETED`** Completed  
**`LD_FAILED`** Failed  
**`LD_N_AS_TIMEOUT`** N\_As timeout  
**`LD_N_CR_TIMEOUT`** N\_Cr timeout  
**`LD_WRONG_SN`** Wrong sequence number

Definition at line 396 of file `lin.h`.

14.69.5.11 enum `lin_message_timeout_type_t`

Types of message timeout Implements : `lin_message_timeout_type_t_Class`.

## Enumerator

**`LD_NO_CHECK_TIMEOUT`** No check timeout  
**`LD_CHECK_N_AS_TIMEOUT`** check N\_As timeout  
**`LD_CHECK_N_CR_TIMEOUT`** check N\_Cr timeout

Definition at line 426 of file `lin.h`.

14.69.5.12 enum `lin_protocol_handle_t`

List of protocols Implements : `lin_protocol_handle_t_Class`.

## Enumerator

**`LIN_PROTOCOL_21`** LIN protocol version 2.1  
**`LIN_PROTOCOL_J2602`** J2602 protocol

Definition at line 129 of file `lin.h`.

14.69.5.13 enum `lin_sch_tbl_type_t`

Types of schedule tables Implements : `lin_sch_tbl_type_t_Class`.

## Enumerator

**`LIN_SCH_TBL_NULL`** Run nothing  
**`LIN_SCH_TBL_NORM`** Normal schedule table  
**`LIN_SCH_TBL_DIAG`** Diagnostic schedule table  
**`LIN_SCH_TBL_GO_TO_SLEEP`** Goto sleep schedule table  
**`LIN_SCH_TBL_COLL_RESOLV`** Collision resolving schedule table

Definition at line 275 of file `lin.h`.

14.69.5.14 enum `lin_service_status_t`

Status of the last configuration call for LIN 2.1 Implements : `lin_service_status_t_Class`.

## Enumerator

**`LD_SERVICE_BUSY`** Service is ongoing  
**`LD_REQUEST_FINISHED`** The configuration request has been completed  
**`LD_SERVICE_IDLE`** The configuration request/response combination has been completed  
**`LD_SERVICE_ERROR`** The configuration request or response experienced an error

Definition at line 324 of file `lin.h`.

14.69.5.15 enum `lin_tl_callback_return_t`

Transport layer event IDs Implements : `lin_tl_callback_return_t_Class`.

## Enumerator

**`TL_ACTION_NONE`** Default return value of call back function  
**`TL_ACTION_ID_IGNORE`** Ignore this ID

Definition at line 364 of file `lin.h`.

14.69.5.16 enum `lin_tl_event_id_t`

Transport layer event IDs Implements : `lin_tl_event_id_t_Class`.

## Enumerator

**`TL_MAKE_RES_DATA`** Make master request data  
**`TL_SLAVE_GET_ACTION`** Get slave action  
**`TL_TX_COMPLETED`** Transmit completed  
**`TL_RX_COMPLETED`** Receive completed  
**`TL_ERROR`** Transport error  
**`TL_TIMEOUT_SERVICE`** Transmit timeout  
**`TL_HANDLER_INTERLEAVE_MODE`** Interleave mode  
**`TL_RECEIVE_MESSAGE`** Return data for `ld_receive_message` function

Definition at line 348 of file `lin.h`.

### 14.69.6 Function Documentation

14.69.6.1 `I_u8 Id_read_by_id_callout ( I_ifc_handle iii, I_u8 id, I_u8 * data )`

14.69.6.2 `static I_u16 lin_calc_max_header_timeout_cnt ( I_u32 baudRate ) [inline],[static]`

Computes maximum header timeout.

$T_{Header\_Maximum} = 1.4 * T_{Header\_Nominal}$ ,  $T_{Header\_Nominal} = 34 * T_{Bit}$ , (13 nominal bits of break; 1 nominal bit of break delimiter; 10 bits for SYNC and 10 bits of PID)  $T_{IME\_OUT\_UNIT\_US}$  is in micro second

#### Parameters

<code>in</code>	<code><i>baudRate</i></code>	LIN network baud rate
-----------------	------------------------------	-----------------------

#### Returns

maximum timeout for the selected baud rate

Implements : `lin_calc_max_header_timeout_cnt_Activity`

Definition at line 627 of file `lin.h`.

14.69.6.3 `static I_u16 lin_calc_max_res_timeout_cnt ( I_u32 baudRate, I_u8 size ) [inline],[static]`

Computes the maximum response timeout.

$T_{Response\_Maximum} = 1.4 * T_{Response\_Nominal}$ ,  $T_{Response\_Nominal} = 10 * (N_{Data} + 1) * T_{Bit}$

#### Parameters

<code>in</code>	<code><i>baudRate</i></code>	LIN network baud rate
<code>in</code>	<code><i>size</i></code>	frame size in bytes

#### Returns

maximum response timeout for the given baud rate and frame size

Implements : `lin_calc_max_res_timeout_cnt_Activity`

Definition at line 643 of file `lin.h`.

14.69.6.4 `I_u8 lin_llid_deinit ( I_ifc_handle iii )`

This function disconnect the node from the cluster and free all hardware used.

#### Parameters

<code>in</code>	<code><i>iii</i></code>	LIN interface that is being handled
-----------------	-------------------------	-------------------------------------

#### Returns

Zero for success  
Non-zero for error

Definition at line 157 of file `lin.c`.

14.69.6.5 `I_u8 lin_llid_get_state ( I_ifc_handle iii )`

This function gets current state of an interface.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

**Returns**

current LIN node state

Definition at line 180 of file lin.c.

**14.69.6.6 I\_u8 lin\_llid\_ignore\_response ( I\_ifc\_handle *iii* )**

This function terminates an on-going data transmission/reception.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

**Returns**

Zero for success  
Non-zero for error

Definition at line 310 of file lin.c.

**14.69.6.7 I\_bool lin\_llid\_init ( I\_ifc\_handle *iii* )**

This function initializes a LIN hardware instance for operation. This function will initialize the run-time state structure to keep track of the on-going transfers, initialize the module to user defined settings and default settings, configure the IRQ state structure and enable the module-level interrupt to the core, and enable the LIN hardware module transmitter and receiver.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

**Returns**

zero if the initialization was successful and non-zero if failed

Definition at line 91 of file lin.c.

**14.69.6.8 I\_u8 lin\_llid\_int\_disable ( I\_ifc\_handle *iii* )**

Disable the interrupt related to the interface.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

**Returns**

Zero for success  
Non-zero for error

Definition at line 287 of file lin.c.

**14.69.6.9 I\_u8 lin\_llid\_int\_enable ( I\_ifc\_handle *iii* )**

Enable the interrupt related to the interface.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

**Returns**

Zero for success  
Non-zero for error

Definition at line 264 of file lin.c.

**14.69.6.10 I\_u8 lin\_ild\_rx\_response ( I\_ifc\_handle *iii*, I\_u8 *response\_length* )**

This function receives frame data into the LIN\_ild\_response\_buffer[*iii*] buffer.

This function will prepare LIN interface to receive data and then return. Data bytes will be received to the buffer in the interrupt handler of LIN interface. This function returns zero if preparation of receiving data was successful.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
<i>in</i>	<i>response_length</i>	Length of response

**Returns**

Zero for success  
Non-zero for error

Definition at line 397 of file lin.c.

**14.69.6.11 I\_u8 lin\_ild\_set\_low\_power\_mode ( I\_ifc\_handle *iii* )**

Let the low level driver go to low power mode.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

**Returns**

Zero for success  
Non-zero for error

Definition at line 333 of file lin.c.

**14.69.6.12 I\_u8 lin\_ild\_set\_response ( I\_ifc\_handle *iii*, I\_u8 *response\_length* )**

This function sends frame data that is contained in LIN\_ild\_response\_buffer[*iii*].

This function will send the first data byte in the buffer and then return. Next data bytes will be sent in the interrupt handler of LIN interface. This function returns zero if sending of first data byte was successful.

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
<i>in</i>	<i>response_length</i>	Length of response

**Returns**

Zero for success  
Non-zero for error

Definition at line 356 of file lin.c.

#### 14.69.6.13 void lin\_ild\_timeout\_service ( I\_ifc\_handle *iii* )

Callback function for Timer Interrupt Handler In timer IRQ handler, call this function. Used to check if frame timeout has occurred during frame data transmission and reception, to check for N\_As and N\_Cr timeout for LIN 2.1 and above. This function also check if there is no LIN bus communication (no headers and no frame data transferring) for Idle timeout (s), then put LIN node to Sleep mode. Users may initialize a timer (for example FTM)with period of Timeout unit (default: 500 micro seconds) to call [lin\\_ild\\_timeout\\_service\(\)](#). For an interface *iii*, Idle timeout (s) = max\_idle\_timeout\_cnt \* Timeout unit (us) frame timeout (us) = frame\_timeout\_cnt \* Timeout unit (us) N\_As timeout (us) = N\_As\_timeout \* Timeout unit (us) N\_Cr timeout (us) = N\_Cr\_timeout \* Timeout unit (us)

##### Parameters

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

##### Returns

void

Definition at line 433 of file lin.c.

#### 14.69.6.14 I\_u8 lin\_ild\_tx\_header ( I\_ifc\_handle *iii*, I\_u8 *id* )

This function sends frame header for the input PID.

This function only initializes the sending of break field and then return. Then the sync byte and PID will be sent in the interrupt handler of LIN interface.

##### Parameters

<i>in</i>	<i>iii</i>	LIN interface that is being handled
<i>in</i>	<i>id</i>	ID of the header to be sent

##### Returns

Zero for success  
Non-zero for error

Definition at line 203 of file lin.c.

#### 14.69.6.15 I\_u8 lin\_ild\_tx\_wake\_up ( I\_ifc\_handle *iii* )

This function send a wakeup signal.

##### Parameters

<i>in</i>	<i>iii</i>	LIN interface that is being handled
-----------	------------	-------------------------------------

##### Returns

Zero for success  
Non-zero for error

Definition at line 236 of file lin.c.

#### 14.69.6.16 void lin\_pid\_resp\_callback\_handler ( I\_ifc\_handle *iii*, const lin\_ild\_event\_id\_t *event\_id*, I\_u8 *id* )

Callback handler for low level events.

This callback handler is being called from the LIN driver callback

**Parameters**

<i>in</i>	<i>iii</i>	LIN interface that is being handled
<i>in</i>	<i>event_id</i>	Low level event id <a href="#">lin_llc_event_id_t</a>
<i>in</i>	<i>id</i>	Current protected identifier under processing by driver

Definition at line 69 of file `lin_common_proto.c`.

14.69.6.17 `I_u8 lin_process_parity ( I_u8 pid, I_u8 typeAction )`

Makes or checks parity bits. If action is checking parity, the function returns ID value if parity bits are correct or 0xFF if parity bits are incorrect. If action is making parity bits, then from input value of ID, the function returns PID.

**Parameters**

<i>pid</i>	PID byte in case of checking parity bits or ID byte in case of making parity bits.
<i>typeAction</i>	TRUE for Checking parity bits, FALSE for making parity bits

**Returns**

0xFF if parity bits are incorrect, ID in case of checking parity bits and they are correct. Function returns PID in case of making parity bits.

Definition at line 74 of file `lin.c`.

14.69.6.18 `lin_tl_callback_return_t lin_tl_callback_handler ( I_ifc_handle iii, lin_tl_event_id_t tl_event_id, I_u8 id )`

Definition at line 86 of file `lin_commontl_proto.c`.

**14.69.7 Variable Documentation**

14.69.7.1 `I_u8 g_lin_flag_handle_tbl[LIN_FLAG_BUF_SIZE]`

14.69.7.2 `I_u8 g_lin_frame_data_buffer[LIN_FRAME_BUF_SIZE]`

14.69.7.3 `I_bool g_lin_frame_flag_handle_tbl[LIN_NUM_OF_FRMS]`

14.69.7.4 `const I_ifc_handle g_lin_hardware_ifc[HARDWARE_INSTANCE_COUNT]`

14.69.7.5 `lin_master_data_t g_lin_master_data_array[LIN_NUM_OF_MASTER_IFCS]`

Global array for storing the master interfaces configurations

Definition at line 52 of file `lin.c`.

14.69.7.6 `const lin_node_attribute_t g_lin_node_attribute_array[LIN_NUM_OF_SLAVE_IFCS]`

14.69.7.7 `lin_protocol_state_t g_lin_protocol_state_array[LIN_NUM_OF_IFCS]`

Global array for storing the protocol state for each interface

Definition at line 50 of file `lin.c`.

14.69.7.8 `const lin_protocol_user_config_t g_lin_protocol_user_cfg_array[LIN_NUM_OF_IFCS]`

14.69.7.9 `lin_tl_descriptor_t g_lin_tl_descriptor_array[LIN_NUM_OF_IFCS]`

Global array for storing transport configuration for each interface

Definition at line 49 of file `lin.c`.

14.69.7.10 `const I_u32 g_lin_virtual_ifc[LIN_NUM_OF_IFCS]`

---

14.69.7.11 `const lin_timer_get_time_interval_t timerGetTimeIntervalCallbackArr[LIN_NUM_OF_IFCS]`

## 14.70 MPU Driver

### 14.70.1 Detailed Description

Memory Protection Unit Peripheral Driver.

#### Pre-Initialization information of MPU module

1. Before using the MPU driver the protocol clock of the module must be configured by the application using PCC module.
2. Bus fault or Hard fault exception must be configured to handle MPU access violation.

To initialize the MPU module, call the [MPU\\_DRV\\_Init\(\)](#) function and provide the user configuration data structure. This function sets the configuration of the MPU module automatically and enables the MPU module.

Note that the configuration for region 0:

- The access right for **CORE, DMA,..** can be **changed** except **DEBUGGER** master.
- The **start address, end address, process identifier** and **process identifier mask** are **ignored**.

This is example code to configure the MPU driver:

#### 1. Define MPU instance

```
/* MPU 0 */
#define INST_MPU 0U
```

#### 2. Configuration

##### User configuration

```
/* Region count */
#define REGION_CNT (1U)

/* Master access configuration
FEATURE_MPU_MASTER_COUNT macro has been already defined (number of masters supported by hardware)
*/
mpu_master_access_right_t masterAccRight [FEATURE_MPU_MASTER_COUNT] =
{
    /* CORE */
    {
        .masterNum = FEATURE_MPU_MASTER_CORE,          /* Master number */
        .accessRight = MPU_SUPERVISOR_RWX_USER_RWX,   /* Access right */
        .processIdentifierEnable = false,             /* Process identifier enable */
    },
    /* The rest masters should be defined here */
    ...
}

/* User configuration */
mpu_user_config_t userConfig [REGION_CNT] =
{
    /* Region 0 */
    {
        .startAddr = 0x00000000U,          /* Memory region start address */
        .endAddr = 0xFFFFFFFFU,          /* Memory region end address */
        .masterAccRight = masterAccRight, /* Master access right */
        .processIdEnable = false,         /* Process identifier enable */
        .processIdentifier = 0x00U,      /* Process identifier */
        .processIdMask = 0x00U,         /* Process identifier mask */
    }
}
}
```

##### or get default configuration

```
/* Defines master access right structure */
mpu_master_access_right_t masterAccRight [FEATURE_MPU_MASTER_COUNT];

/* Gets default region configuration
Access right of all masters are allowed
*/
```

```

mpu_user_config_t regionConfig0 =
    MPU_DRV_GetDefaultRegionConfig(masterAccRight);
mpu_user_config_t userConfig[REGION_CNT] =
{
    regionConfig0
};

```

### 3. Initializes

```

/* Initializes the MPU instance */
MPU_DRV_Init(INST_MPU, REGION_CNT, userConfig);

```

### 4. De-initializes

```

/* De-initializes the MPU instance */
MPU_DRV_Deinit(INST_MPU);

```

After MPU initialization:

- The `MPU_DRV_SetRegionConfig()` can be used to configure the region descriptor.
- The `MPU_DRV_SetRegionAddr()` can be used to configure the region start and end address.
- The `MPU_DRV_SetMasterAccessRights()` can be used to configure access permission of master in the region.
- The `MPU_DRV_GetDetailErrorAccessInfo()` API is provided to get the error status of a special slave port. When an error happens in this port, the `MPU_DRV_GetDetailErrorAccessInfo()` API is provided to get the detailed error information.

## Data Structures

- struct `mpu_access_err_info_t`  
MPU detail error access info Implements : `mpu_access_err_info_t_Class`. [More...](#)
- struct `mpu_master_access_right_t`  
MPU master access rights. Implements : `mpu_master_access_right_t_Class`. [More...](#)
- struct `mpu_user_config_t`  
MPU user region configuration structure. This structure is used when calling the `MPU_DRV_Init` function. Implements : `mpu_user_config_t_Class`. [More...](#)

## Enumerations

- enum `mpu_err_access_type_t` { `MPU_ERR_TYPE_READ` = 0U, `MPU_ERR_TYPE_WRITE` = 1U }  
MPU access error Implements : `mpu_err_access_type_t_Class`.
- enum `mpu_err_attributes_t` { `MPU_INSTRUCTION_ACCESS_IN_USER_MODE` = 0U, `MPU_DATA_ACCESS_IN_USER_MODE` = 1U, `MPU_INSTRUCTION_ACCESS_IN_SUPERVISOR_MODE` = 2U, `MPU_DATA_ACCESS_IN_SUPERVISOR_MODE` = 3U }  
MPU access error attributes Implements : `mpu_err_attributes_t_Class`.
- enum `mpu_access_rights_t` {  
`MPU_SUPERVISOR_RWX_USER_NONE` = 0x00U, `MPU_SUPERVISOR_RWX_USER_X` = 0x01U, `MPU_SUPERVISOR_RWX_USER_W` = 0x02U, `MPU_SUPERVISOR_RWX_USER_WX` = 0x03U,  
`MPU_SUPERVISOR_RWX_USER_R` = 0x04U, `MPU_SUPERVISOR_RWX_USER_RX` = 0x05U, `MPU_SUPERVISOR_RWX_USER_RW` = 0x06U, `MPU_SUPERVISOR_RWX_USER_RWX` = 0x07U,  
`MPU_SUPERVISOR_RX_USER_NONE` = 0x08U, `MPU_SUPERVISOR_RX_USER_X` = 0x09U, `MPU_SUPERVISOR_RX_USER_W` = 0x0AU, `MPU_SUPERVISOR_RX_USER_WX` = 0x0BU,  
`MPU_SUPERVISOR_RX_USER_R` = 0x0CU, `MPU_SUPERVISOR_RX_USER_RX` = 0x0DU, `MPU_SUPERVISOR_RX_USER_RW` = 0x0EU, `MPU_SUPERVISOR_RX_USER_RWX` = 0x0FU,  
`MPU_SUPERVISOR_RW_USER_NONE` = 0x10U, `MPU_SUPERVISOR_RW_USER_X` = 0x11U, `MPU_SUPERVISOR_RW_USER_W` = 0x12U, `MPU_SUPERVISOR_RW_USER_WX` = 0x13U,  
`MPU_SUPERVISOR_RW_USER_R` = 0x14U, `MPU_SUPERVISOR_RW_USER_RX` = 0x15U, `MPU_SUPERVISOR_RW_USER_RW` = 0x16U, `MPU_SUPERVISOR_RW_USER_RWX` = 0x17U }  
MPU access rights Implements : `mpu_access_rights_t_Class`.

SUPERVISOR\_RW\_USER\_W = 0x12U, MPU\_SUPERVISOR\_RW\_USER\_WX = 0x13U,  
 MPU\_SUPERVISOR\_RW\_USER\_R = 0x14U, MPU\_SUPERVISOR\_RW\_USER\_RX = 0x15U, MPU\_SUPERVISOR\_RW\_USER\_RW = 0x16U, MPU\_SUPERVISOR\_RW\_USER\_RWX = 0x17U,  
 MPU\_SUPERVISOR\_USER\_NONE = 0x18U, MPU\_SUPERVISOR\_USER\_X = 0x19U, MPU\_SUPERVISOR\_USER\_W = 0x1AU, MPU\_SUPERVISOR\_USER\_WX = 0x1BU,  
 MPU\_SUPERVISOR\_USER\_R = 0x1CU, MPU\_SUPERVISOR\_USER\_RX = 0x1DU, MPU\_SUPERVISOR\_USER\_RW = 0x1EU, MPU\_SUPERVISOR\_USER\_RWX = 0x1FU,  
 MPU\_NONE = 0x80U, MPU\_W = 0xA0U, MPU\_R = 0xC0U, MPU\_RW = 0xE0U }

MPU access rights.

Code	Supervisor	User	Description
MPU_SUPERVISOR_RWX_USER_NONE	r w x	- - -	Allow Read, write, execute in supervisor mode; no access in user mode
MPU_SUPERVISOR_RWX_USER_X	r w x	- - x	Allow Read, write, execute in supervisor mode; execute in user mode
MPU_SUPERVISOR_RWX_USER_W	r w x	- w -	Allow Read, write, execute in supervisor mode; write in user mode
MPU_SUPERVISOR_RWX_USER_WX	r w x	- w x	Allow Read, write, execute in supervisor mode; write and execute in user mode
MPU_SUPERVISOR_RWX_USER_R	r w x	r - -	Allow Read, write, execute in supervisor mode; read in user mode
MPU_SUPERVISOR_RWX_USER_RX	r w x	r - x	Allow Read, write, execute in supervisor mode; read and execute in user mode
MPU_SUPERVISOR_RWX_USER_RW	r w x	r w -	Allow Read, write, execute in supervisor mode; read and write in user mode
MPU_SUPERVISOR_RWX_USER_RWX	r w x	r w x	Allow Read, write, execute in supervisor mode; read, write and execute in user mode
MPU_SUPERVISOR_RX_USER_NONE	r - x	- - -	Allow Read, execute in supervisor mode; no access in user mode
MPU_SUPERVISOR_RX_USER_X	r - x	- - x	Allow Read, execute in supervisor mode; execute in user mode
MPU_SUPERVISOR_RX_USER_W	r - x	- w -	Allow Read, execute in supervisor mode; write in user mode
MPU_SUPERVISOR_RX_USER_WX	r - x	- w x	Allow Read, execute in supervisor mode; write and execute in user mode

MPU_SUPERVISOR_↔ RX_USER_R	r - x	r - -	Allow Read, execute in supervisor mode; read in user mode
MPU_SUPERVISOR_↔ RX_USER_RX	r - x	r - x	Allow Read, execute in supervisor mode; read and execute in user mode
MPU_SUPERVISOR_↔ RX_USER_RW	r - x	r w -	Allow Read, execute in supervisor mode; read and write in user mode
MPU_SUPERVISOR_↔ RX_USER_RWX	r - x	r w x	Allow Read, execute in supervisor mode; read, write and execute in user mode
MPU_SUPERVISOR_↔ RW_USER_NONE	r w -	- - -	Allow Read, write in supervisor mode; no access in user mode
MPU_SUPERVISOR_↔ RW_USER_X	r w -	- - x	Allow Read, write in supervisor mode; execute in user mode
MPU_SUPERVISOR_↔ RW_USER_W	r w -	- w -	Allow Read, write in supervisor mode; write in user mode
MPU_SUPERVISOR_↔ RW_USER_WX	r w -	- w x	Allow Read, write in supervisor mode; write and execute in user mode
MPU_SUPERVISOR_↔ RW_USER_R	r w -	r - -	Allow Read, write in supervisor mode; read in user mode
MPU_SUPERVISOR_↔ RW_USER_RX	r w -	r - x	Allow Read, write in supervisor mode; read and execute in user mode
MPU_SUPERVISOR_↔ RW_USER_RW	r w -	r w -	Allow Read, write in supervisor mode; read and write in user mode
MPU_SUPERVISOR_↔ RW_USER_RWX	r w -	r w x	Allow Read, write in supervisor mode; read, write and execute in user mode
MPU_SUPERVISOR_↔ USER_NONE	- - -	- - -	No access allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_X	- - x	- - x	Execute operation is allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_W	- w -	- w -	Write operation is allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_WX	- w x	- w x	Write and execute operations are allowed in user and supervisor modes

<code>MPU_SUPERVISOR_↔ USER_R</code>	<code>r - -</code>	<code>r - -</code>	Read operation is allowed in user and supervisor modes
<code>MPU_SUPERVISOR_↔ USER_RX</code>	<code>r - x</code>	<code>r - x</code>	Read and execute operations are allowed in user and supervisor modes
<code>MPU_SUPERVISOR_↔ USER_RW</code>	<code>r w -</code>	<code>r w -</code>	Read and write operations are allowed in user and supervisor modes
<code>MPU_SUPERVISOR_↔ USER_RWX</code>	<code>r w x</code>	<code>r w x</code>	Read write and execute operations are allowed in user and supervisor modes

## MPU Driver API

- `status_t MPU_DRV_Init` (`uint32_t` instance, `uint8_t` regionCnt, const `mpu_user_config_t` \*userConfigArr)
 

The function sets the MPU regions according to user input and then enables the MPU. Please note that access rights for region 0 will always be configured and regionCnt takes values between 1 and the maximum region count supported by the hardware. e.g. In S32K144 the number of supported regions is 8. The user must make sure that the clock is enabled.
- `void MPU_DRV_Deinit` (`uint32_t` instance)
 

De-initializes the MPU region by resetting and disabling MPU module.
- `void MPU_DRV_SetRegionAddr` (`uint32_t` instance, `uint8_t` regionNum, `uint32_t` startAddr, `uint32_t` endAddr)
 

Sets the region start and end address.
- `status_t MPU_DRV_SetRegionConfig` (`uint32_t` instance, `uint8_t` regionNum, const `mpu_user_config_↔  
t` \*userConfigPtr)
 

Sets the region configuration.
- `status_t MPU_DRV_SetMasterAccessRights` (`uint32_t` instance, `uint8_t` regionNum, const `mpu_master_↔  
access_right_t` \*accessRightsPtr)
 

Configures access permission.
- `bool MPU_DRV_GetDetailErrorAccessInfo` (`uint32_t` instance, `uint8_t` slavePortNum, `mpu_access_err_info_↔  
t` \*errInfoPtr)
 

Checks and gets the MPU access error detail information for a slave port.
- `mpu_user_config_t MPU_DRV_GetDefaultRegionConfig` (`mpu_master_access_right_t` \*masterAccRight)
 

Gets default region configuration.
- `void MPU_DRV_EnableRegion` (`uint32_t` instance, `uint8_t` regionNum, `bool` enable)
 

Enables/Disables region descriptor. Please note that region 0 should not be disabled.

### 14.70.2 Data Structure Documentation

#### 14.70.2.1 struct `mpu_access_err_info_t`

MPU detail error access info Implements : `mpu_access_err_info_t_Class`.

Definition at line 66 of file `mpu_driver.h`.

#### Data Fields

- `uint8_t` master
- `mpu_err_attributes_t` attributes
- `mpu_err_access_type_t` accessType
- `uint16_t` accessCtr
- `uint32_t` addr

### Field Documentation

#### 14.70.2.1.1 uint16\_t accessCtr

Access error control

Definition at line 71 of file mpu\_driver.h.

#### 14.70.2.1.2 mpu\_err\_access\_type\_t accessType

Access error type

Definition at line 70 of file mpu\_driver.h.

#### 14.70.2.1.3 uint32\_t addr

Access error address

Definition at line 72 of file mpu\_driver.h.

#### 14.70.2.1.4 mpu\_err\_attributes\_t attributes

Access error attributes

Definition at line 69 of file mpu\_driver.h.

#### 14.70.2.1.5 uint8\_t master

Access error master

Definition at line 68 of file mpu\_driver.h.

#### 14.70.2.2 struct mpu\_master\_access\_right\_t

MPU master access rights. Implements : mpu\_master\_access\_right\_t\_Class.

Definition at line 176 of file mpu\_driver.h.

### Data Fields

- [uint8\\_t masterNum](#)
- [mpu\\_access\\_rights\\_t accessRight](#)

### Field Documentation

#### 14.70.2.2.1 mpu\_access\_rights\_t accessRight

Access right

Definition at line 179 of file mpu\_driver.h.

#### 14.70.2.2.2 uint8\_t masterNum

Master number

Definition at line 178 of file mpu\_driver.h.

#### 14.70.2.3 struct mpu\_user\_config\_t

MPU user region configuration structure. This structure is used when calling the MPU\_DRV\_Init function. Implements : mpu\_user\_config\_t\_Class.

Definition at line 190 of file mpu\_driver.h.

## Data Fields

- uint32\_t [startAddr](#)
- uint32\_t [endAddr](#)
- const [mpu\\_master\\_access\\_right\\_t](#) \* [masterAccRight](#)

## Field Documentation

## 14.70.2.3.1 uint32\_t endAddr

Memory region end address

Definition at line 193 of file `mpu_driver.h`.

## 14.70.2.3.2 const mpu\_master\_access\_right\_t\* masterAccRight

Access permission for masters

Definition at line 194 of file `mpu_driver.h`.

## 14.70.2.3.3 uint32\_t startAddr

Memory region start address

Definition at line 192 of file `mpu_driver.h`.

## 14.70.3 Enumeration Type Documentation

## 14.70.3.1 enum mpu\_access\_rights\_t

MPU access rights.

Code	Supervisor	User	Description
MPU_SUPERVISOR_↔ RWX_USER_NONE	r w x	- - -	Allow Read, write, execute in supervisor mode; no access in user mode
MPU_SUPERVISOR_↔ RWX_USER_X	r w x	- - x	Allow Read, write, execute in supervisor mode; execute in user mode
MPU_SUPERVISOR_↔ RWX_USER_W	r w x	- w -	Allow Read, write, execute in supervisor mode; write in user mode
MPU_SUPERVISOR_↔ RWX_USER_WX	r w x	- w x	Allow Read, write, execute in supervisor mode; write and execute in user mode
MPU_SUPERVISOR_↔ RWX_USER_R	r w x	r - -	Allow Read, write, execute in supervisor mode; read in user mode
MPU_SUPERVISOR_↔ RWX_USER_RX	r w x	r - x	Allow Read, write, execute in supervisor mode; read and execute in user mode

MPU_SUPERVISOR_↔ RWX_USER_RW	r w x	r w -	Allow Read, write, execute in supervisor mode; read and write in user mode
MPU_SUPERVISOR_↔ RWX_USER_RWX	r w x	r w x	Allow Read, write, execute in supervisor mode; read, write and execute in user mode
MPU_SUPERVISOR_↔ RX_USER_NONE	r - x	- - -	Allow Read, execute in supervisor mode; no access in user mode
MPU_SUPERVISOR_↔ RX_USER_X	r - x	- - x	Allow Read, execute in supervisor mode; execute in user mode
MPU_SUPERVISOR_↔ RX_USER_W	r - x	- w -	Allow Read, execute in supervisor mode; write in user mode
MPU_SUPERVISOR_↔ RX_USER_WX	r - x	- w x	Allow Read, execute in supervisor mode; write and execute in user mode
MPU_SUPERVISOR_↔ RX_USER_R	r - x	r - -	Allow Read, execute in supervisor mode; read in user mode
MPU_SUPERVISOR_↔ RX_USER_RX	r - x	r - x	Allow Read, execute in supervisor mode; read and execute in user mode
MPU_SUPERVISOR_↔ RX_USER_RW	r - x	r w -	Allow Read, execute in supervisor mode; read and write in user mode
MPU_SUPERVISOR_↔ RX_USER_RWX	r - x	r w x	Allow Read, execute in supervisor mode; read, write and execute in user mode
MPU_SUPERVISOR_↔ RW_USER_NONE	r w -	- - -	Allow Read, write in supervisor mode; no access in user mode
MPU_SUPERVISOR_↔ RW_USER_X	r w -	- - x	Allow Read, write in supervisor mode; execute in user mode
MPU_SUPERVISOR_↔ RW_USER_W	r w -	- w -	Allow Read, write in supervisor mode; write in user mode
MPU_SUPERVISOR_↔ RW_USER_WX	r w -	- w x	Allow Read, write in supervisor mode; write and execute in user mode
MPU_SUPERVISOR_↔ RW_USER_R	r w -	r - -	Allow Read, write in supervisor mode; read in user mode

MPU_SUPERVISOR_↔ RW_USER_RX	r w -	r - x	Allow Read, write in supervisor mode; read and execute in user mode
MPU_SUPERVISOR_↔ RW_USER_RW	r w -	r w -	Allow Read, write in supervisor mode; read and write in user mode
MPU_SUPERVISOR_↔ RW_USER_RWX	r w -	r w x	Allow Read, write in supervisor mode; read, write and execute in user mode
MPU_SUPERVISOR_↔ USER_NONE	- - -	- - -	No access allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_X	- - x	- - x	Execute operation is allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_W	- w -	- w -	Write operation is allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_WX	- w x	- w x	Write and execute operations are allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_R	r - -	r - -	Read operation is allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_RX	r - x	r - x	Read and execute operations are allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_RW	r w -	r w -	Read and write operations are allowed in user and supervisor modes
MPU_SUPERVISOR_↔ USER_RWX	r w x	r w x	Read write and execute operations are allowed in user and supervisor modes

Code	Read/Write permission	Description
MPU_NONE	- - -	No Read/Write access permission
MPU_W	- w	Write access permission
MPU_R	r -	Read access permission
MPU_RW	r w	Read/Write access permission

Implements : mpu\_access\_rights\_t\_Class

#### Enumerator

**MPU\_SUPERVISOR\_RWX\_USER\_NONE** 0b00000000U : rwx|—  
**MPU\_SUPERVISOR\_RWX\_USER\_X** 0b00000001U : rwx|—x  
**MPU\_SUPERVISOR\_RWX\_USER\_W** 0b00000010U : rwx|—w—  
**MPU\_SUPERVISOR\_RWX\_USER\_WX** 0b00000011U : rwx|—wx—  
**MPU\_SUPERVISOR\_RWX\_USER\_R** 0b00000100U : rwx|r—  
**MPU\_SUPERVISOR\_RWX\_USER\_RX** 0b00000101U : rwx|r—x  
**MPU\_SUPERVISOR\_RWX\_USER\_RW** 0b00000110U : rwx|r—w—  
**MPU\_SUPERVISOR\_RWX\_USER\_RWX** 0b00000111U : rwx|r—wx—

```

MPU_SUPERVISOR_RX_USER_NONE 0b00001000U : r-x|—
MPU_SUPERVISOR_RX_USER_X 0b00001001U : r-x|—x
MPU_SUPERVISOR_RX_USER_W 0b00001010U : r-x|—w-
MPU_SUPERVISOR_RX_USER_WX 0b00001011U : r-x|—wx
MPU_SUPERVISOR_RX_USER_R 0b00001100U : r-x|r—
MPU_SUPERVISOR_RX_USER_RX 0b00001101U : r-x|r—x
MPU_SUPERVISOR_RX_USER_RW 0b00001110U : r-x|r—w-
MPU_SUPERVISOR_RX_USER_RWX 0b00001111U : r-x|r—wx
MPU_SUPERVISOR_RW_USER_NONE 0b00010000U : rw|—|—
MPU_SUPERVISOR_RW_USER_X 0b00010001U : rw|—|—x
MPU_SUPERVISOR_RW_USER_W 0b00010010U : rw|—|—w-
MPU_SUPERVISOR_RW_USER_WX 0b00010011U : rw|—|—wx
MPU_SUPERVISOR_RW_USER_R 0b00010100U : rw|—|—r—
MPU_SUPERVISOR_RW_USER_RX 0b00010101U : rw|—|—r—x
MPU_SUPERVISOR_RW_USER_RW 0b00010110U : rw|—|—r—w-
MPU_SUPERVISOR_RW_USER_RWX 0b00010111U : rw|—|—r—wx
MPU_SUPERVISOR_USER_NONE 0b00011000U : —|—|—
MPU_SUPERVISOR_USER_X 0b00011001U : —x|—|—x
MPU_SUPERVISOR_USER_W 0b00011010U : —w|—|—w-
MPU_SUPERVISOR_USER_WX 0b00011011U : —wx|—|—wx
MPU_SUPERVISOR_USER_R 0b00011100U : r—|—|—r—
MPU_SUPERVISOR_USER_RX 0b00011101U : r—x|—|—r—x
MPU_SUPERVISOR_USER_RW 0b00011110U : r—w|—|—r—w-
MPU_SUPERVISOR_USER_RWX 0b00011111U : r—wx|—|—r—wx
MPU_NONE 0b10000000U : —
MPU_W 0b10100000U : w-
MPU_R 0b11000000U : -r
MPU_RW 0b11100000U : wr

```

Definition at line 124 of file mpu\_driver.h.

#### 14.70.3.2 enum mpu\_err\_access\_type\_t

MPU access error Implements : mpu\_err\_access\_type\_t\_Class.

Enumerator

```

MPU_ERR_TYPE_READ MPU error type: read
MPU_ERR_TYPE_WRITE MPU error type: write

```

Definition at line 44 of file mpu\_driver.h.

#### 14.70.3.3 enum mpu\_err\_attributes\_t

MPU access error attributes Implements : mpu\_err\_attributes\_t\_Class.

Enumerator

```

MPU_INSTRUCTION_ACCESS_IN_USER_MODE Access instruction error in user mode
MPU_DATA_ACCESS_IN_USER_MODE Access data error in user mode
MPU_INSTRUCTION_ACCESS_IN_SUPERVISOR_MODE Access instruction error in supervisor mode
MPU_DATA_ACCESS_IN_SUPERVISOR_MODE Access data error in supervisor mode

```

Definition at line 54 of file mpu\_driver.h.

#### 14.70.4 Function Documentation

##### 14.70.4.1 void MPU\_DRV\_Deinit ( uint32\_t instance )

De-initializes the MPU region by resetting and disabling MPU module.

###### Parameters

in	<i>instance</i>	The MPU peripheral instance number.
----	-----------------	-------------------------------------

Definition at line 105 of file mpu\_driver.c.

##### 14.70.4.2 void MPU\_DRV\_EnableRegion ( uint32\_t instance, uint8\_t regionNum, bool enable )

Enables/Disables region descriptor. Please note that region 0 should not be disabled.

###### Parameters

in	<i>instance</i>	The MPU peripheral instance number.
in	<i>regionNum</i>	The region number.
in	<i>enable</i>	Valid state <ul style="list-style-type: none"> <li>• true : Enable region.</li> <li>• false : Disable region.</li> </ul>

Definition at line 322 of file mpu\_driver.c.

##### 14.70.4.3 mpu\_user\_config\_t MPU\_DRV\_GetDefaultRegionConfig ( mpu\_master\_access\_right\_t \* masterAccRight )

Gets default region configuration.

###### Parameters

in	<i>instance</i>	The MPU peripheral instance number.
in	<i>masterAccRight</i>	The pointer to master configuration structure, see <a href="#">mpu_master_access_right_t</a> . The length of array should be defined by number of masters supported by hardware.

###### Returns

The default region configuration, see [mpu\\_user\\_config\\_t](#).

Definition at line 286 of file mpu\_driver.c.

##### 14.70.4.4 bool MPU\_DRV\_GetDetailErrorAccessInfo ( uint32\_t instance, uint8\_t slavePortNum, mpu\_access\_err\_info\_t \* errInfoPtr )

Checks and gets the MPU access error detail information for a slave port.

###### Parameters

in	<i>instance</i>	The MPU peripheral instance number.
in	<i>slavePortNum</i>	The slave port number to get Error Detail.
out	<i>errInfoPtr</i>	The pointer to access error info structure.

###### Returns

operation status

- true : An error has occurred.
- false : No error has occurred.

Definition at line 254 of file mpu\_driver.c.

14.70.4.5 `status_t MPU_DRV_Init ( uint32_t instance, uint8_t regionCnt, const mpu_user_config_t * userConfigArr )`

The function sets the MPU regions according to user input and then enables the MPU. Please note that access rights for region 0 will always be configured and regionCnt takes values between 1 and the maximum region count supported by the hardware. e.g. In S32K144 the number of supported regions is 8. The user must make sure that the clock is enabled.

#### Parameters

in	<i>instance</i>	The MPU peripheral instance number.
in	<i>regionCnt</i>	The number of configured regions.
in	<i>userConfigArr</i>	The pointer to the array of MPU user configure structure, see <a href="#">mpu_user_config_t</a> .

#### Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failed due to master number is out of range supported by hardware.

Definition at line 63 of file mpu\_driver.c.

14.70.4.6 `status_t MPU_DRV_SetMasterAccessRights ( uint32_t instance, uint8_t regionNum, const mpu_master_access_right_t * accessRightsPtr )`

Configures access permission.

#### Parameters

in	<i>instance</i>	The MPU peripheral instance number.
in	<i>regionNum</i>	The MPU region number.
in	<i>accessRightsPtr</i>	The pointer to access permission structure.

#### Returns

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failed due to master number is out of range supported by hardware.

Definition at line 222 of file mpu\_driver.c.

14.70.4.7 `void MPU_DRV_SetRegionAddr ( uint32_t instance, uint8_t regionNum, uint32_t startAddr, uint32_t endAddr )`

Sets the region start and end address.

#### Parameters

in	<i>instance</i>	The MPU peripheral instance number.
in	<i>regionNum</i>	The region number.
in	<i>startAddr</i>	The region start address.
in	<i>endAddr</i>	The region end address.

Definition at line 137 of file mpu\_driver.c.

14.70.4.8 `status_t MPU_DRV_SetRegionConfig ( uint32_t instance, uint8_t regionNum, const mpu_user_config_t * userConfigPtr )`

Sets the region configuration.

**Parameters**

<i>in</i>	<i>instance</i>	The MPU peripheral instance number.
<i>in</i>	<i>regionNum</i>	The region number.
<i>in</i>	<i>userConfigPtr</i>	The region configuration structure pointer.

**Returns**

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failed due to master number is out of range supported by hardware.

Definition at line 162 of file mpu\_driver.c.

## 14.71 Memory Protection Unit (MPU)

### 14.71.1 Detailed Description

The S32 SDK provides Peripheral Driver for the Memory Protection Unit (MPU) module of S32 SDK devices.

The memory protection unit (MPU) provides hardware access control for all memory references generated in the device.

#### Hardware background

The MPU concurrently monitors all system bus transactions and evaluates their appropriateness using pre-programmed region descriptors that define memory spaces and their access rights. Memory references that have sufficient access control rights are allowed to complete, while references that are not mapped to any region descriptor or have insufficient rights are terminated with a protection error response.

The MPU implements a two-dimensional hardware array of memory region descriptors and the crossbar slave ports to continuously monitor the legality of every memory reference generated by each bus master in the system.

The feature set includes:

- 16 program-visible 128-bit region descriptors, accessible by four 32-bit words each
  - Each region descriptor defines a modulo-32 byte space, aligned anywhere in memory
    - \* Region sizes can vary from 32 bytes to 4 Gbytes
  - Two access control permissions defined in a single descriptor word
    - \* Masters 0–3: read, write, and execute attributes for supervisor and user accesses
    - \* Masters 4–7: read and write attributes
  - Hardware-assisted maintenance of the descriptor valid bit minimizes coherency issues
  - Alternate programming model view of the access control permissions word
  - Priority given to granting permission over denying access for overlapping region descriptors
- Detects access protection errors if a memory reference does not hit in any memory region, or if the reference is illegal in all hit memory regions. If an access error occurs, the reference is terminated with an error response, and the MPU inhibits the bus cycle being sent to the targeted slave device.
- Error registers, per slave port, capture the last faulting address, attributes, and other information
- Global MPU enable/disable control bit

#### Modules

- [MPU Driver](#)
  - Memory Protection Unit Peripheral Driver.*

## 14.72 Node configuration

### 14.72.1 Detailed Description

This group contains APIs that used for node configuration purpose.

With protocol lin2.1 in slave node, some service like (Data dump, Conditional change nad with id from 2 to 255) are not supported by LinStack but user can implement it in application by use function `ld_receive_message` and `ld_send_message` in transport layer.

With protocol J2602 in slave node, some service like (Data dump, Assign NAD, Conditional change NAD) are not supported by LinStack but user can implement it in application by choosing these services in supported\_sid in PEX GUI and use function `ld_receive_message` and `ld_send_message` in transport layer. When received target reset master request slave node just update `status_byte` and send response positive message.

#### Functions

- `I_u8 ld_is_ready` (`I_ifc_handle iii`)  
*This call returns the status of the last requested configuration service.*
- `void ld_check_response` (`I_ifc_handle iii`, `I_u8 *const RSID`, `I_u8 *const error_code`)  
*This call returns the result of the last node configuration service, in the parameters `RSID` and `error_code`. A value in `RSID` is always returned but not always in the `error_code`. Default values for `RSID` and `error_code` is 0 (zero).*
- `void ld_assign_frame_id_range` (`I_ifc_handle iii`, `I_u8 NAD`, `I_u8 start_index`, `const I_u8 *const PIDs`)  
*This function assigns the protected identifier of up to four frames.*
- `void ld_save_configuration` (`I_ifc_handle iii`, `I_u8 NAD`)  
*This function to issue a save configuration request to a slave node.*
- `I_u8 ld_read_configuration` (`I_ifc_handle iii`, `I_u8 *const data`, `I_u8 *const length`)  
*This function copies current configuration in a reserved area.*
- `I_u8 ld_set_configuration` (`I_ifc_handle iii`, `const I_u8 *const data`, `I_u16 length`)  
*This function configures slave node according to data.*
- `void ld_assign_NAD` (`I_ifc_handle iii`, `I_u8 initial_NAD`, `I_u16 supplier_id`, `I_u16 function_id`, `I_u8 new_NAD`)  
*This call assigns the NAD (node diagnostic address) of all slave nodes that matches the `initial_NAD`, the `supplier ID` and the `function ID`. Master node only.*
- `void ld_conditional_change_NAD` (`I_ifc_handle iii`, `I_u8 NAD`, `I_u8 id`, `I_u8 byte_data`, `I_u8 mask`, `I_u8 invert`, `I_u8 new_NAD`)  
*This call changes the NAD if the node properties fulfill the test specified by `id`, `byte`, `mask` and `invert`. Master node only.*

### 14.72.2 Function Documentation

#### 14.72.2.1 `void ld_assign_frame_id_range ( I_ifc_handle iii, I_u8 NAD, I_u8 start_index, const I_u8 *const PIDs )`

This function assigns the protected identifier of up to four frames.

#### Parameters

<code>in</code>	<code>iii</code>	lin interface handle
<code>in</code>	<code>NAD</code>	Node address value of the target node
<code>in</code>	<code>start_index</code>	specifies which is the first frame to assign a PID
<code>in</code>	<code>PIDs</code>	list of protected identifier

#### Returns

`void`

This API is available for master interfaces only

Definition at line 136 of file `lin_diagnostic_service.c`.

```
14.72.2.2 void Id_assign_NAD ( I_ifc_handle iii, I_u8 initial_NAD, I_u16 supplier_id, I_u16 function_id, I_u8 new_NAD )
```

This call assigns the NAD (node diagnostic address) of all slave nodes that matches the initial\_NAD, the supplier ID and the function ID. Master node only.

**Parameters**

in	<i>iii</i>	LIN interface handle
in	<i>initial_NAD</i>	Initial node address of the target node
in	<i>supplier_id</i>	Supplier ID of the target node
in	<i>function_id</i>	Function identifier of the target node
in	<i>new_NAD</i>	New node address

**Returns**

void

This call assigns the NAD (node diagnostic address) of all slave nodes that matches the *initial\_NAD*, the supplier ID and the function ID. The new NAD of the slave node will be *new\_NAD*. This function is used for master node only.

Definition at line 860 of file *lin\_diagnostic\_service.c*.

#### 14.72.2.3 void *Id\_check\_response* ( I\_ifc\_handle *iii*, I\_u8 \*const *RSID*, I\_u8 \*const *error\_code* )

This call returns the result of the last node configuration service, in the parameters *RSID* and *error\_code*. A value in *RSID* is always returned but not always in the *error\_code*. Default values for *RSID* and *error\_code* is 0 (zero).

For slave interfaces *Id\_check\_response* shall do nothing

**Parameters**

in	<i>iii</i>	lin interface handle
out	<i>RSID</i>	buffer for saving the response ID
out	<i>error_code</i>	buffer for saving the error code

This API is available for master interfaces only

Definition at line 106 of file *lin\_diagnostic\_service.c*.

#### 14.72.2.4 void *Id\_conditional\_change\_NAD* ( I\_ifc\_handle *iii*, I\_u8 *NAD*, I\_u8 *id*, I\_u8 *byte\_data*, I\_u8 *mask*, I\_u8 *invert*, I\_u8 *new\_NAD* )

This call changes the NAD if the node properties fulfill the test specified by *id*, *byte*, *mask* and *invert*. Master node only.

**Parameters**

in	<i>iii</i>	:LIN interface handle
in	<i>NAD</i>	Current NAD value of the target node
in	<i>id</i>	Property ID of the target node
in	<i>byte</i>	Byte location of property value to be read from the target node
in	<i>mask</i>	Value for masking the read property byte
in	<i>invert</i>	Value for excluding the read property byte
in	<i>new_NAD</i>	New NAD value to be assigned when the condition is met

**Returns**

void

This call changes the NAD if the node properties fulfill the test specified by *id*, *byte*, *mask* and *invert*.

Definition at line 902 of file *lin\_diagnostic\_service.c*.

#### 14.72.2.5 I\_u8 *Id\_is\_ready* ( I\_ifc\_handle *iii* )

This call returns the status of the last requested configuration service.

**Parameters**

<i>in</i>	<i>iii</i>	lin interface handle
-----------	------------	----------------------

**Returns**

LD\_SERVICE\_BUSY Service is ongoing.

LD\_REQUEST\_FINISHED The configuration request has been completed. This is an intermediate status between the configuration request and configuration response.

LD\_SERVICE\_IDLE The configuration request/response combination has been completed, i.e. the response is valid and may be analyzed. Also, this value is returned if no request has yet been called.

LD\_SERVICE\_ERROR The configuration request or response experienced an error. Error here means error on the bus, and not a negative configuration response from the slave node.

Definition at line 80 of file lin\_diagnostic\_service.c.

#### 14.72.2.6 I\_u8 ld\_read\_configuration ( I\_ifc\_handle *iii*, I\_u8 \*const *data*, I\_u8 \*const *length* )

This function copies current configuration in a reserved area.

**Parameters**

<i>in</i>	<i>iii</i>	Lin interface handle
<i>out</i>	<i>data</i>	Data area to save configuration,
<i>out</i>	<i>length</i>	Length of data area (1 + n, NAD + PIDs)

**Returns**

LD\_READ\_OK If the service was successful.

LD\_LENGTH\_TOO\_SHORT If the configuration size is greater than the length. It means that the data area does not contain a valid configuration.

This function is implemented Slave Only. Set the expected length value to EXP = NN + NF, where : NN = the number of NAD. NF = the number of configurable frames; Moreover: Not taken PID's diagnostics frame: 3C, 3D

Definition at line 438 of file lin\_diagnostic\_service.c.

#### 14.72.2.7 void ld\_save\_configuration ( I\_ifc\_handle *iii*, I\_u8 *NAD* )

This function to issue a save configuration request to a slave node.

**Parameters**

<i>in</i>	<i>iii</i>	Interface name
<i>in</i>	<i>NAD</i>	Node address of target

**Returns**

void

This function is available for master nodes only. This function is available for all diagnostic classes and only for LIN2.1 and above. This function is called to send a save configuration request to a specific slave node with the given NAD, or to all slave nodes if NAD is set to broadcast This function is implemented for Master Only.

Definition at line 178 of file lin\_diagnostic\_service.c.

#### 14.72.2.8 I\_u8 ld\_set\_configuration ( I\_ifc\_handle *iii*, const I\_u8 \*const *data*, I\_u16 *length* )

This function configures slave node according to data.

**Parameters**

<i>in</i>	<i>iii</i>	Lin interface handle
<i>in</i>	<i>data</i>	Structure containing the NAD and all the n PIDs for the frames of the specified NAD,
<i>in</i>	<i>length</i>	Length of data area (1 + n, NAD + PIDs)

**Returns**

LD\_SET\_OK If the service was successful

LD\_LENGTH\_NOT\_CORRECT If the required size of the configuration is not equal to the given length.

LD\_DATA\_ERROR The set of configuration could not be made.

This function is implemented Slave Only. Set the expected length value to  $EXP = NN + NF$ , where : NN = the number of NAD. NF = the number of configurable frames; Moreover: Not taken PID's diagnostics frame: 3C, 3D

Definition at line 503 of file `lin_diagnostic_service.c`.

## 14.73 Node configuration

### 14.73.1 Detailed Description

This group contains APIs that used for node configuration purpose.

#### Functions

- `I_bool Id_is_ready_j2602 (I_ifc_handle iii)`  
*Verifies a state of node setting (using for J2602 and LIN 2.0).*
- `I_u8 Id_check_response_j2602 (I_ifc_handle iii, I_u8 *const RSID, I_u8 *const error_code)`  
*Verifies the state of response (using for J2602 and LIN 2.0) Master node only.*
- `void Id_assign_frame_id (I_ifc_handle iii, I_u8 NAD, I_u16 supplier_id, I_u16 message_id, I_u8 PID)`  
*This function assigns the protected identifier to a slave node with the address NAD and specified supplier id (using for J2602 and LIN 2.0). Master node only.*
- `I_bool Id_assign_NAD_j2602 (I_ifc_handle iii, I_u8 dnn)`  
*This function assigns NAD of a J2602 slave device based on input DNN that is Device Node Number. NAD is (0x60+ DNN).*
- `I_bool Id_reconfig_msg_ID (I_ifc_handle iii, I_u8 dnn)`  
*This function reconfigures frame identifiers of a J2602 slave node based on input dnn.*

### 14.73.2 Function Documentation

#### 14.73.2.1 void Id\_assign\_frame\_id ( I\_ifc\_handle iii, I\_u8 NAD, I\_u16 supplier\_id, I\_u16 message\_id, I\_u8 PID )

This function assigns the protected identifier to a slave node with the address NAD and specified supplier id (using for J2602 and LIN 2.0). Master node only.

#### Parameters

in	<i>iii</i>	LIN interface handle
in	<i>initial_NAD</i>	Initial node address of the target node
in	<i>supplier_id</i>	Supplier ID of the target node
in	<i>message_id</i>	Message ID of the target node
in	<i>PID</i>	Protected ID of the target node

#### Returns

void

Definition at line 1516 of file lin\_diagnostic\_service.c.

#### 14.73.2.2 I\_bool Id\_assign\_NAD\_j2602 ( I\_ifc\_handle iii, I\_u8 dnn )

This function assigns NAD of a J2602 slave device based on input DNN that is Device Node Number. NAD is (0x60+ DNN).

#### Parameters

in	<i>iii</i>	LIN interface handle
in	<i>dnn</i>	DNN of the device

#### Returns

- `I_bool`: 0: successful: New Configured NAD is 0x60 + DNN  
`I_bool`: 1: Unsuccessful: for either one of the following reasons:
- The protocol of this interface is not J2602

- This device is a Master node in this interface
- The input DNN is greater than 0xD that is invalid

Definition at line 1558 of file lin\_diagnostic\_service.c.

#### 14.73.2.3 I\_u8 Id\_check\_response\_j2602 ( I\_ifc\_handle *iii*, I\_u8 \*const *RSID*, I\_u8 \*const *error\_code* )

Verifies the state of response (using for J2602 and LIN 2.0) Master node only.

##### Parameters

in	<i>iii</i>	LIN interface handle
out	<i>RSID</i>	buffer for saving the response ID
out	<i>error_code</i>	buffer for saving the error code

##### Returns

I\_u8 status of the last service

Definition at line 1472 of file lin\_diagnostic\_service.c.

#### 14.73.2.4 I\_bool Id\_is\_ready\_j2602 ( I\_ifc\_handle *iii* )

Verifies a state of node setting (using for J2602 and LIN 2.0).

##### Parameters

in	<i>iii</i>	LIN interface handle
----	------------	----------------------

##### Returns

I\_bool

Definition at line 1445 of file lin\_diagnostic\_service.c.

#### 14.73.2.5 I\_bool Id\_reconfig\_msg\_ID ( I\_ifc\_handle *iii*, I\_u8 *dnn* )

This function reconfigures frame identifiers of a J2602 slave node based on input dnn.

##### Parameters

in	<i>iii</i>	LIN interface handle
in	<i>dnn</i>	DNN of the device

##### Returns

I\_bool: 0: successful: Frame Identifiers were reconfigured based on input DNN according to NAD Message ID mapping table.

I\_bool: 1: Unsuccessful: for either one of the following reasons:

- The protocol of this interface is not J2602
- This device is a Master node in this interface
- The input DNN is greater than 0xD that is invalid
- The slave has more than 16 configurable frames
- The slave has 9-16 configurable frames, and dnn is 0xC or 0xD
- The slave has 5-8 configurable frames, and dnn is not 0x00, 0x2, 0x4, 0x6, 0x8, 0xA, 0xC.

Definition at line 1587 of file lin\_diagnostic\_service.c.

## 14.74 Node identification

### 14.74.1 Detailed Description

This group contains API that used for node identification purpose.

Read by identifier service just support id 0 and 1. User can implement for other id by modify function `Id_read_by_id` in generated file `lin_cfg.c`.

#### Functions

- void `Id_read_by_id` ( `I_ifc_handle iii`, `I_u8 NAD`, `I_u16 supplier_id`, `I_u16 function_id`, `I_u8 id`, `lin_product_id_t *const data` )

*The call requests the slave node selected with the NAD to return the property associated with the id parameter. Master node only.*

### 14.74.2 Function Documentation

- 14.74.2.1 void `Id_read_by_id` ( `I_ifc_handle iii`, `I_u8 NAD`, `I_u16 supplier_id`, `I_u16 function_id`, `I_u8 id`, `lin_product_id_t *const data` )

The call requests the slave node selected with the NAD to return the property associated with the id parameter. Master node only.

#### Parameters

in	<i>iii</i>	LIN interface handle
in	<i>NAD</i>	Value of the target node
in	<i>supplier_id</i>	Supplier ID of the target node
in	<i>function_id</i>	Function ID of the target node
in	<i>id</i>	ID of the target node
out	<i>data</i>	Buffer for saving the data read from the node

#### Returns

void

The call requests the slave node selected with the NAD to return the property associated with the id parameter.

Definition at line 950 of file `lin_diagnostic_service.c`.

## 14.75 Notification

This group contains APIs that let users know when a signal's value changed.

## 14.76 OS Interface (OSIF)

### 14.76.1 Detailed Description

#### OS Interface Layer (OSIF)

This module is for SDK internal use only. It provides an abstract OS interface to SDK drivers (even if no OS is present) for basic OS operations (mutex and semaphore handling and time delay service).

#### FreeRTOS

A compile-time symbol, `USING_OS_FREERTOS`, needs to be defined.

#### FreeRTOSConfig.h necessities

FreeRTOS configuration file needs to have these options activated:

- `INCLUDE_xQueueGetMutexHolder`
- `INCLUDE_xTaskGetCurrentTaskHandle`

#### Bare-metal

If no OS is present, the corresponding bare-metal version of OSIF needs to be linked.

Mutex operations are dummy operations (always return success) and semaphore is implemented as a simple counter.

Time delay is implemented using the core SysTick timer.

#### Constraints

To correctly measure time, a hardware timer is required. The SysTick is employed for this purpose. As a consequence, the SysTick timer is a blocked resource to the user application.

#### Macros

- `#define OSIF_WAIT_FOREVER 0xFFFFFFFFu`

#### Functions

- void `OSIF_TimeDelay` (const uint32\_t delay)  
*Delays execution for a number of milliseconds.*
- uint32\_t `OSIF_GetMilliseconds` (void)  
*Returns the number of milliseconds elapsed since starting the internal timer or starting the scheduler.*
- status\_t `OSIF_MutexLock` (const mutex\_t \*const pMutex, const uint32\_t timeout)  
*Waits for a mutex and locks it.*
- status\_t `OSIF_MutexUnlock` (const mutex\_t \*const pMutex)  
*Unlocks a previously locked mutex.*
- status\_t `OSIF_MutexCreate` (mutex\_t \*const pMutex)  
*Create an unlocked mutex.*
- status\_t `OSIF_MutexDestroy` (const mutex\_t \*const pMutex)  
*Destroys a previously created mutex.*
- status\_t `OSIF_SemaWait` (semaphore\_t \*const pSem, const uint32\_t timeout)  
*Decrement a semaphore with timeout.*

- status\_t [OSIF\\_SemaPost](#) (semaphore\_t \*const pSem)  
*Increment a semaphore.*
- status\_t [OSIF\\_SemaCreate](#) (semaphore\_t \*const pSem, const uint8\_t initValue)  
*Creates a semaphore with a given value.*
- status\_t [OSIF\\_SemaDestroy](#) (const semaphore\_t \*const pSem)  
*Destroys a previously created semaphore.*

#### 14.76.2 Macro Definition Documentation

##### 14.76.2.1 #define OSIF\_WAIT\_FOREVER 0xFFFFFFFFu

Definition at line 65 of file osif.h.

#### 14.76.3 Function Documentation

##### 14.76.3.1 uint32\_t OSIF\_GetMilliseconds ( void )

Returns the number of milliseconds elapsed since starting the internal timer or starting the scheduler.

##### Returns

the number of milliseconds elapsed

Definition at line 225 of file osif\_baremetal.c.

##### 14.76.3.2 status\_t OSIF\_MutexCreate ( mutex\_t \*const pMutex )

Create an unlocked mutex.

##### Parameters

in	<i>pMutex</i>	reference to the mutex object
----	---------------	-------------------------------

##### Returns

One of the possible status codes:

- STATUS\_SUCCESS: mutex created
- STATUS\_ERROR: mutex could not be created

Definition at line 273 of file osif\_baremetal.c.

##### 14.76.3.3 status\_t OSIF\_MutexDestroy ( const mutex\_t \*const pMutex )

Destroys a previously created mutex.

##### Parameters

in	<i>pMutex</i>	reference to the mutex object
----	---------------	-------------------------------

##### Returns

One of the possible status codes:

- STATUS\_SUCCESS: mutex destroyed

Definition at line 287 of file osif\_baremetal.c.

##### 14.76.3.4 status\_t OSIF\_MutexLock ( const mutex\_t \*const pMutex, const uint32\_t timeout )

Waits for a mutex and locks it.

**Parameters**

in	<i>pMutex</i>	reference to the mutex object
in	<i>timeout</i>	time-out value in milliseconds

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: mutex lock operation success
- STATUS\_ERROR: mutex already owned by current thread
- STATUS\_TIMEOUT: mutex lock operation timed out

Definition at line 243 of file osif\_baremetal.c.

**14.76.3.5 status\_t OSIF\_MutexUnlock ( const mutex\_t \*const pMutex )**

Unlocks a previously locked mutex.

**Parameters**

in	<i>pMutex</i>	reference to the mutex object
----	---------------	-------------------------------

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: mutex unlock operation success
- STATUS\_ERROR: mutex unlock failed

Definition at line 259 of file osif\_baremetal.c.

**14.76.3.6 status\_t OSIF\_SemaCreate ( semaphore\_t \*const pSem, const uint8\_t initValue )**

Creates a semaphore with a given value.

**Parameters**

in	<i>pSem</i>	reference to the semaphore object
in	<i>initValue</i>	initial value of the semaphore

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: semaphore created
- STATUS\_ERROR: semaphore could not be created

Definition at line 379 of file osif\_baremetal.c.

**14.76.3.7 status\_t OSIF\_SemaDestroy ( const semaphore\_t \*const pSem )**

Destroys a previously created semaphore.

**Parameters**

in	<i>pSem</i>	reference to the semaphore object
----	-------------	-----------------------------------

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: semaphore destroyed

Definition at line 397 of file osif\_baremetal.c.

14.76.3.8 `status_t OSIF_SemaPost ( semaphore_t *const pSem )`

Increment a semaphore.

**Parameters**

<i>in</i>	<i>pSem</i>	reference to the semaphore object
-----------	-------------	-----------------------------------

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: semaphore post operation success
- STATUS\_ERROR: semaphore could not be incremented

Definition at line 352 of file osif\_baremetal.c.

14.76.3.9 `status_t OSIF_SemaWait ( semaphore_t *const pSem, const uint32_t timeout )`

Decrement a semaphore with timeout.

**Parameters**

<i>in</i>	<i>pSem</i>	reference to the semaphore object
<i>in</i>	<i>timeout</i>	time-out value in milliseconds

**Returns**

One of the possible status codes:

- STATUS\_SUCCESS: semaphore wait operation success
- STATUS\_TIMEOUT: semaphore wait timed out

Definition at line 301 of file osif\_baremetal.c.

14.76.3.10 `void OSIF_TimeDelay ( const uint32_t delay )`

Delays execution for a number of milliseconds.

**Parameters**

<i>in</i>	<i>delay</i>	Time delay in milliseconds.
-----------	--------------	-----------------------------

Definition at line 200 of file osif\_baremetal.c.

## 14.77 PDB Driver

### 14.77.1 Detailed Description

Programmable Delay Block Peripheral Driver.

#### Overview

This section describes the programming interface of the PDB Peripheral driver. The PDB peripheral driver configures the PDB (Programmable Delay Block). It handles the triggers for ADC and pulse out to the CMP and the PDB counter.

#### PDB Driver model building

There is one main PDB counter for all triggers. When the indicated external trigger input arrives, the PDB counter launches and is increased by setting clock. The counter trigger milestones for ADC and the PDB counter and wait for the PDB counter. Once the PDB counter hits each milestone, also called the critical delay value, the corresponding event is triggered and the trigger signal is sent out to trigger other peripherals. Therefore, the PDB module is a collector and manager of triggers.

#### PDB Initialization

The core feature of the PDB module is a programmable timer/counter. Additional features enable and set the milestone for the corresponding trigger. The user should provide a configuration suitable for the application requirements. Call the API of `PDB_DRV_Init()` function to initialize the PDB timer/counter.

All triggers share the same counter.

The basic timing/counting step is set when initializing the main PDB counter:

The basic timing/counting step =  $F_{\text{BusClkHz}} / \text{pdb\_timer\_config\_t.clkPreDiv} / \text{pdb\_timer\_config\_t.clkPreMultFactor}$

The  $F_{\text{BusClkHz}}$  is the frequency of bus clock in Hertz. The "clkPreDiv" and "clkPreMultFactor" are in the `pdb_timer_config_t` structure. All triggering milestones are based on this step.

#### PDB Call diagram

Three kinds of typical use cases are designed for the PDB module.

- Normal Timer/Counter. Normal Timer/Counter is the basic case. The Timer/Counter starts after the PDB is initialized and the milestone for the PDB Timer/Counter is set. After it is triggered and when the counter hits the milestone, the interrupt request occurs if enabled. In continuous mode, when the counter hits the upper limit, it returns zero and counts again.
- Trigger for ADC module. When the ADC trigger is enabled, a delay value for ADC trigger is set as the milestone. At least two ADC channel groups are provided. Likewise, there are more than two pre-triggers for ADC. Each pre-trigger is related to one channel group and can be enabled separately in the PDB module. When the PDB counter hits the milestone for the ADC pre-trigger, it triggers the ADC's conversion on the indicated channel group. To maximize the feature, the ADC should be configured to enable the hardware trigger mode.
- Trigger for pulse out to the CMP module. The pulse-out trigger is attached to the main PDB counter. There are two milestones for each pulse out channel, a milestone for level high and for level low, which makes a sample window for the CMP module.

These are the examples to initialize and configure the PDB driver for typical use cases.

#### Normal Timer/Counter:

```
#define PDB_INSTANCE    OUL

static volatile uint32_t gPdbIntCounter = 0U;
static volatile uint32_t gPdbInstance = 0U;
static void PDB_ISR_Counter(void);
```

```

void PDB_TEST_NormalTimer(uint32_t instance)
{
    pdb_timer_config_t PdbTimerConfig;
    PdbTimerConfig.loadValueMode      = PDB_LOAD_VAL_IMMEDIATELY;
    PdbTimerConfig.seqErrIntEnable    = false;
    PdbTimerConfig.clkPreDiv          = PDB_CLK_PREDIV_BY_8;
    PdbTimerConfig.clkPreMultFactor   =
        PDB_CLK_PREMULT_FACT_AS_40;
    PdbTimerConfig.triggerInput       = PDB_SOFTWARE_TRIGGER;
    PdbTimerConfig.continuousModeEnable = true;
    PdbTimerConfig.dmaEnable          = false;
    PdbTimerConfig.intEnable          = true;
    PDB_DRV_Init(instance, &PdbTimerConfig);
    PDB_DRV_SetTimerModulusValue(instance, 0xFFFFU);
    PDB_DRV_SetValueForTimerInterrupt(instance, 0xFFU);
    PDB_DRV_LoadValuesCmd(instance);
    gPdbIntCounter = 0U;
    gPdbInstance = instance;
    PDB_DRV_SoftTriggerCmd(instance);
    while (gPdbIntCounter < 20U) {}
    PRINTF("PDB Timer's delay interrupt generated.\r\n");
    PDB_DRV_Deinit(instance);
    PRINTF("OK.\r\n");
}

void PDB_IRQHandler()
{
    PDB_DRV_ClearTimerIntFlag(PDB_INSTANCE);
    if (gPdbIntCounter >= 0xFFFFU)
    {
        gPdbIntCounter = 0U;
    }
    else
    {
        gPdbIntCounter++;
    }
}

#if PDB_INSTANCE < 1
void PDB0_IRQHandler(void)
{
    PDB_IRQHandler();
}
#endif
#if PDB_INSTANCE < 2
void PDB1_IRQHandler(void)
{
    PDB_IRQHandler();
}
#endif
#endif

```

### Trigger for ADC module:

```

void PDB_TEST_AdcPreTrigger(uint32_t instance)
{
    pdb_timer_config_t PdbTimerConfig;
    pdb_adc_pretrigger_config_t PdbAdcPreTriggerConfig;
    PdbTimerConfig.loadValueMode      = PDB_LOAD_VAL_IMMEDIATELY;
    PdbTimerConfig.seqErrIntEnable    = false;
    PdbTimerConfig.clkPreDiv          = PDB_CLK_PREDIV_BY_8;
    PdbTimerConfig.clkPreMultFactor   =
        PDB_CLK_PREMULT_FACT_AS_40;
    PdbTimerConfig.triggerInput       = PDB_SOFTWARE_TRIGGER;
    PdbTimerConfig.continuousModeEnable = false;
    PdbTimerConfig.dmaEnable          = false;
    PdbTimerConfig.intEnable          = false;
    PDB_DRV_Init(instance, &PdbTimerConfig);

    PdbAdcPreTriggerConfig.adcPreTriggerIdx      = 0U;
    PdbAdcPreTriggerConfig.preTriggerEnable     = true;
    PdbAdcPreTriggerConfig.preTriggerOutputEnable = true;
    PdbAdcPreTriggerConfig.preTriggerBackToBackEnable = false;
    PDB_DRV_ConfigAdcPreTrigger(instance, 0U, &PdbAdcPreTriggerConfig);

    PDB_DRV_SetTimerModulusValue(instance, 0xFFFFU);
    PDB_DRV_SetAdcPreTriggerDelayValue(instance, 0U, 0U, 0xFFU);
    PDB_DRV_LoadValuesCmd(instance);
    PDB_DRV_SoftTriggerCmd(instance);
    while (1U != PDB_DRV_GetAdcPreTriggerFlags(instance, 0U, 1U)) {}
    PDB_DRV_ClearAdcPreTriggerFlags(instance, 0U, 1U);
    PRINTF("PDB ADC PreTrigger generated.\r\n");
    PDB_DRV_Deinit(instance);
    PRINTF("OK.\r\n");
}

```

## Data Structures

- struct [pdb\\_timer\\_config\\_t](#)  
*Defines the type of structure for basic timer in PDB. [More...](#)*
- struct [pdb\\_adc\\_pretrigger\\_config\\_t](#)  
*Defines the type of structure for configuring ADC's pre\_trigger. [More...](#)*

## Enumerations

- enum [pdb\\_load\\_value\\_mode\\_t](#) { [PDB\\_LOAD\\_VAL\\_IMMEDIATELY](#) = 0U, [PDB\\_LOAD\\_VAL\\_AT\\_MODULE\\_COUNTER](#) = 1U, [PDB\\_LOAD\\_VAL\\_AT\\_NEXT\\_TRIGGER](#) = 2U, [PDB\\_LOAD\\_VAL\\_AT\\_MODULE\\_COUNTER\\_OR\\_NEXT\\_TRIGGER](#) = 3U }  
*Defines the type of value load mode for the PDB module.*
- enum [pdb\\_clk\\_prescaler\\_div\\_t](#) { [PDB\\_CLK\\_PREDIV\\_BY\\_1](#) = 0U, [PDB\\_CLK\\_PREDIV\\_BY\\_2](#) = 1U, [PDB\\_CLK\\_PREDIV\\_BY\\_4](#) = 2U, [PDB\\_CLK\\_PREDIV\\_BY\\_8](#) = 3U, [PDB\\_CLK\\_PREDIV\\_BY\\_16](#) = 4U, [PDB\\_CLK\\_PREDIV\\_BY\\_32](#) = 5U, [PDB\\_CLK\\_PREDIV\\_BY\\_64](#) = 6U, [PDB\\_CLK\\_PREDIV\\_BY\\_128](#) = 7U }  
*Defines the type of prescaler divider for the PDB counter clock. Implements : [pdb\\_clk\\_prescaler\\_div\\_t\\_Class](#).*
- enum [pdb\\_trigger\\_src\\_t](#) { [PDB\\_TRIGGER\\_0](#) = 0U, [PDB\\_TRIGGER\\_1](#) = 1U, [PDB\\_TRIGGER\\_2](#) = 2U, [PDB\\_TRIGGER\\_3](#) = 3U, [PDB\\_TRIGGER\\_4](#) = 4U, [PDB\\_TRIGGER\\_5](#) = 5U, [PDB\\_TRIGGER\\_6](#) = 6U, [PDB\\_TRIGGER\\_7](#) = 7U, [PDB\\_TRIGGER\\_8](#) = 8U, [PDB\\_TRIGGER\\_9](#) = 9U, [PDB\\_TRIGGER\\_10](#) = 10U, [PDB\\_TRIGGER\\_11](#) = 11U, [PDB\\_TRIGGER\\_12](#) = 12U, [PDB\\_TRIGGER\\_13](#) = 13U, [PDB\\_TRIGGER\\_14](#) = 14U, [PDB\\_SOFTWARE\\_TRIGGER](#) = 15U }  
*Defines the type of trigger source mode for the PDB.*
- enum [pdb\\_clk\\_prescaler\\_mult\\_factor\\_t](#) { [PDB\\_CLK\\_PREMULT\\_FACT\\_AS\\_1](#) = 0U, [PDB\\_CLK\\_PREMULT\\_FACT\\_AS\\_10](#) = 1U, [PDB\\_CLK\\_PREMULT\\_FACT\\_AS\\_20](#) = 2U, [PDB\\_CLK\\_PREMULT\\_FACT\\_AS\\_40](#) = 3U }  
*Defines the type of the multiplication source mode for PDB.*

## Functions

- void [PDB\\_DRV\\_Init](#) (const uint32\_t instance, const [pdb\\_timer\\_config\\_t](#) \*userConfigPtr)  
*Initializes the PDB counter and triggers input.*
- void [PDB\\_DRV\\_Deinit](#) (const uint32\_t instance)  
*De-initializes the PDB module.*
- void [PDB\\_DRV\\_SoftTriggerCmd](#) (const uint32\_t instance)  
*Triggers the PDB with a software trigger.*
- uint32\_t [PDB\\_DRV\\_GetTimerValue](#) (const uint32\_t instance)  
*Gets the current counter value in the PDB module.*
- bool [PDB\\_DRV\\_GetTimerIntFlag](#) (const uint32\_t instance)  
*Gets the PDB interrupt flag.*
- void [PDB\\_DRV\\_ClearTimerIntFlag](#) (const uint32\_t instance)  
*Clears the interrupt flag.*
- void [PDB\\_DRV\\_LoadValuesCmd](#) (const uint32\_t instance)  
*Executes the command of loading values.*
- void [PDB\\_DRV\\_SetTimerModulusValue](#) (const uint32\_t instance, const uint32\_t value)  
*Sets the value of timer modulus.*
- void [PDB\\_DRV\\_SetValueForTimerInterrupt](#) (const uint32\_t instance, const uint32\_t value)  
*Sets the value for the timer interrupt.*
- void [PDB\\_DRV\\_ConfigAdcPreTrigger](#) (const uint32\_t instance, const uint32\_t chn, const [pdb\\_adc\\_pretrigger\\_config\\_t](#) \*configPtr)

*Configures the ADC pre\_trigger in the PDB module.*

- `uint32_t PDB_DRV_GetAdcPreTriggerFlags` (const `uint32_t` instance, const `uint32_t` chn, const `uint32_t` preChnMask)

*Gets the ADC pre\_trigger flag in the PDB module.*

- void `PDB_DRV_ClearAdcPreTriggerFlags` (const `uint32_t` instance, const `uint32_t` chn, const `uint32_t` preChnMask)

*Clears the ADC pre\_trigger flag in the PDB module.*

- `uint32_t PDB_DRV_GetAdcPreTriggerSeqErrFlags` (const `uint32_t` instance, const `uint32_t` chn, const `uint32_t` preChnMask)

*Gets the ADC pre\_trigger flag in the PDB module.*

- void `PDB_DRV_ClearAdcPreTriggerSeqErrFlags` (const `uint32_t` instance, const `uint32_t` chn, const `uint32_t` preChnMask)

*Clears the ADC pre\_trigger flag in the PDB module.*

- void `PDB_DRV_SetAdcPreTriggerDelayValue` (const `uint32_t` instance, const `uint32_t` chn, const `uint32_t` preChn, const `uint32_t` value)

*Sets the ADC pre\_trigger delay value in the PDB module.*

- void `PDB_DRV_SetCmpPulseOutEnable` (const `uint32_t` instance, const `uint32_t` pulseChnMask, bool enable)

*Switches on/off the CMP pulse out in the PDB module.*

- void `PDB_DRV_SetCmpPulseOutDelayForHigh` (const `uint32_t` instance, const `uint32_t` pulseChn, const `uint32_t` value)

*Sets the CMP pulse out delay value for high in the PDB module.*

- void `PDB_DRV_SetCmpPulseOutDelayForLow` (const `uint32_t` instance, const `uint32_t` pulseChn, const `uint32_t` value)

*Sets the CMP pulse out delay value for low in the PDB module.*

## 14.77.2 Data Structure Documentation

### 14.77.2.1 `struct pdb_timer_config_t`

Defines the type of structure for basic timer in PDB.

Definition at line 120 of file `pdb_driver.h`.

#### Data Fields

- `pdb_load_value_mode_t` loadValueMode
- bool seqErrIntEnable
- `pdb_clk_prescaler_div_t` clkPreDiv
- `pdb_clk_prescaler_mult_factor_t` clkPreMultFactor
- `pdb_trigger_src_t` triggerInput
- bool continuousModeEnable
- bool dmaEnable
- bool intEnable

#### Field Documentation

##### 14.77.2.1.1 `pdb_clk_prescaler_div_t` clkPreDiv

Select the prescaler divider.

Definition at line 124 of file `pdb_driver.h`.

##### 14.77.2.1.2 `pdb_clk_prescaler_mult_factor_t` clkPreMultFactor

Select multiplication factor for prescaler.

Definition at line 125 of file `pdb_driver.h`.

#### 14.77.2.1.3 `bool continuousModeEnable`

Enable the continuous mode.

Definition at line 127 of file `pdb_driver.h`.

#### 14.77.2.1.4 `bool dmaEnable`

Enable the dma for timer.

Definition at line 128 of file `pdb_driver.h`.

#### 14.77.2.1.5 `bool intEnable`

Enable the interrupt for timer.

Definition at line 129 of file `pdb_driver.h`.

#### 14.77.2.1.6 `pdb_load_value_mode_t loadValueMode`

Select the load mode.

Definition at line 122 of file `pdb_driver.h`.

#### 14.77.2.1.7 `bool seqErrIntEnable`

Enable PDB Sequence Error Interrupt.

Definition at line 123 of file `pdb_driver.h`.

#### 14.77.2.1.8 `pdb_trigger_src_t triggerInput`

Select the trigger input source.

Definition at line 126 of file `pdb_driver.h`.

#### 14.77.2.2 `struct pdb_adc_pretrigger_config_t`

Defines the type of structure for configuring ADC's `pre_trigger`.

Definition at line 137 of file `pdb_driver.h`.

#### Data Fields

- `uint32_t adcPreTriggerIdx`
- `bool preTriggerEnable`
- `bool preTriggerOutputEnable`
- `bool preTriggerBackToBackEnable`

#### Field Documentation

##### 14.77.2.2.1 `uint32_t adcPreTriggerIdx`

Setting `pre_trigger`'s index.

Definition at line 139 of file `pdb_driver.h`.

##### 14.77.2.2.2 `bool preTriggerBackToBackEnable`

Enable the back to back mode for ADC `pre_trigger`.

Definition at line 142 of file `pdb_driver.h`.

##### 14.77.2.2.3 `bool preTriggerEnable`

Enable the `pre_trigger`.

Definition at line 140 of file pdb\_driver.h.

#### 14.77.2.2.4 bool preTriggerOutputEnable

Enable the pre\_trigger output.

Definition at line 141 of file pdb\_driver.h.

### 14.77.3 Enumeration Type Documentation

#### 14.77.3.1 enum pdb\_clk\_prescaler\_div\_t

Defines the type of prescaler divider for the PDB counter clock. Implements : `pdb_clk_prescaler_div_t_Class`.

##### Enumerator

- PDB\_CLK\_PREDIV\_BY\_1*** Counting divided by multiplication factor selected by MULT.
- PDB\_CLK\_PREDIV\_BY\_2*** Counting divided by multiplication factor selected by 2 times ofMULT.
- PDB\_CLK\_PREDIV\_BY\_4*** Counting divided by multiplication factor selected by 4 times ofMULT.
- PDB\_CLK\_PREDIV\_BY\_8*** Counting divided by multiplication factor selected by 8 times ofMULT.
- PDB\_CLK\_PREDIV\_BY\_16*** Counting divided by multiplication factor selected by 16 times ofMULT.
- PDB\_CLK\_PREDIV\_BY\_32*** Counting divided by multiplication factor selected by 32 times ofMULT.
- PDB\_CLK\_PREDIV\_BY\_64*** Counting divided by multiplication factor selected by 64 times ofMULT.
- PDB\_CLK\_PREDIV\_BY\_128*** Counting divided by multiplication factor selected by 128 times ofMULT.

Definition at line 61 of file pdb\_driver.h.

#### 14.77.3.2 enum pdb\_clk\_prescaler\_mult\_factor\_t

Defines the type of the multiplication source mode for PDB.

Selects the multiplication factor of the prescaler divider for the PDB counter clock. Implements : `pdb_clk_prescaler_mult_factor_t_Class`

##### Enumerator

- PDB\_CLK\_PREMULT\_FACT\_AS\_1*** Multiplication factor is 1.
- PDB\_CLK\_PREMULT\_FACT\_AS\_10*** Multiplication factor is 10.
- PDB\_CLK\_PREMULT\_FACT\_AS\_20*** Multiplication factor is 20.
- PDB\_CLK\_PREMULT\_FACT\_AS\_40*** Multiplication factor is 40.

Definition at line 106 of file pdb\_driver.h.

#### 14.77.3.3 enum pdb\_load\_value\_mode\_t

Defines the type of value load mode for the PDB module.

Some timing related registers, such as the MOD, IDLY, CHnDLYm, INTx and POyDLY, buffer the setting values. Only the load operation is triggered. The setting value is loaded from a buffer and takes effect. There are four loading modes to fit different applications. Implements : `pdb_load_value_mode_t_Class`

##### Enumerator

- PDB\_LOAD\_VAL\_IMMEDIATELY*** Loaded immediately after load operation.
- PDB\_LOAD\_VAL\_AT\_MODULO\_COUNTER*** Loaded when counter hits the modulo after load operation.
- PDB\_LOAD\_VAL\_AT\_NEXT\_TRIGGER*** Loaded when detecting an input trigger after load operation.
- PDB\_LOAD\_VAL\_AT\_MODULO\_COUNTER\_OR\_NEXT\_TRIGGER*** Loaded when counter hits the modulo or detecting an input trigger after load operation.

Definition at line 45 of file pdb\_driver.h.

### 14.77.3.4 enum `pdb_trigger_src_t`

Defines the type of trigger source mode for the PDB.

Selects the trigger input source for the PDB. The trigger input source can be internal or external (EXTRG pin), or the software trigger. Implements : `pdb_trigger_src_t_Class`

#### Enumerator

- `PDB_TRIGGER_0`** Select trigger-In 0.
- `PDB_TRIGGER_1`** Select trigger-In 1.
- `PDB_TRIGGER_2`** Select trigger-In 2.
- `PDB_TRIGGER_3`** Select trigger-In 3.
- `PDB_TRIGGER_4`** Select trigger-In 4.
- `PDB_TRIGGER_5`** Select trigger-In 5.
- `PDB_TRIGGER_6`** Select trigger-In 6.
- `PDB_TRIGGER_7`** Select trigger-In 7.
- `PDB_TRIGGER_8`** Select trigger-In 8.
- `PDB_TRIGGER_9`** Select trigger-In 8.
- `PDB_TRIGGER_10`** Select trigger-In 10.
- `PDB_TRIGGER_11`** Select trigger-In 11.
- `PDB_TRIGGER_12`** Select trigger-In 12.
- `PDB_TRIGGER_13`** Select trigger-In 13.
- `PDB_TRIGGER_14`** Select trigger-In 14.
- `PDB_SOFTWARE_TRIGGER`** Select software trigger.

Definition at line 80 of file `pdb_driver.h`.

### 14.77.4 Function Documentation

#### 14.77.4.1 void `PDB_DRV_ClearAdcPreTriggerFlags ( const uint32_t instance, const uint32_t chn, const uint32_t preChnMask )`

Clears the ADC `pre_trigger` flag in the PDB module.

This function clears the ADC `pre_trigger` flags in the PDB module.

#### Parameters

<code>in</code>	<i>instance</i>	PDB instance ID.
<code>in</code>	<i>chn</i>	ADC channel.
<code>in</code>	<i>preChnMask</i>	ADC <code>pre_trigger</code> channels mask.

Definition at line 274 of file `pdb_driver.c`.

#### 14.77.4.2 void `PDB_DRV_ClearAdcPreTriggerSeqErrFlags ( const uint32_t instance, const uint32_t chn, const uint32_t preChnMask )`

Clears the ADC `pre_trigger` flag in the PDB module.

This function clears the ADC `pre_trigger` sequence error flags in the PDB module.

#### Parameters

in	<i>instance</i>	PDB instance ID.
in	<i>chn</i>	ADC channel.
in	<i>preChnMask</i>	ADC pre_trigger channels mask.

Definition at line 310 of file `pdb_driver.c`.

#### 14.77.4.3 void PDB\_DRV\_ClearTimerIntFlag ( const uint32\_t *instance* )

Clears the interrupt flag.

This function clears the interrupt flag.

##### Parameters

in	<i>instance</i>	PDB instance ID.
----	-----------------	------------------

Definition at line 173 of file `pdb_driver.c`.

#### 14.77.4.4 void PDB\_DRV\_ConfigAdcPreTrigger ( const uint32\_t *instance*, const uint32\_t *chn*, const `pdb_adc_pretrigger_config_t` \* *configPtr* )

Configures the ADC pre\_trigger in the PDB module.

This function configures the ADC pre\_trigger in the PDB module.

##### Parameters

in	<i>instance</i>	PDB instance ID.
in	<i>chn</i>	ADC channel.
in	<i>configPtr</i>	Pointer to the user configuration structure. See the " <code>pdb_adc_pretrigger_↔ config_t</code> ".

Definition at line 235 of file `pdb_driver.c`.

#### 14.77.4.5 void PDB\_DRV\_Deinit ( const uint32\_t *instance* )

De-initializes the PDB module.

This function de-initializes the PDB module. Calling this function shuts down the PDB module and reduces the power consumption.

##### Parameters

in	<i>instance</i>	PDB instance ID.
----	-----------------	------------------

Definition at line 109 of file `pdb_driver.c`.

#### 14.77.4.6 uint32\_t PDB\_DRV\_GetAdcPreTriggerFlags ( const uint32\_t *instance*, const uint32\_t *chn*, const uint32\_t *preChnMask* )

Gets the ADC pre\_trigger flag in the PDB module.

This function gets the ADC pre\_trigger flags in the PDB module.

##### Parameters

in	<i>instance</i>	PDB instance ID.
in	<i>chn</i>	ADC channel.
in	<i>preChnMask</i>	ADC pre_trigger channels mask.

##### Returns

Assertion of indicated flag.

Definition at line 256 of file `pdb_driver.c`.

14.77.4.7 `uint32_t PDB_DRV_GetAdcPreTriggerSeqErrFlags ( const uint32_t instance, const uint32_t chn, const uint32_t preChnMask )`

Gets the ADC pre\_trigger flag in the PDB module.

This function gets the ADC pre\_trigger flags in the PDB module.

#### Parameters

<code>in</code>	<code><i>instance</i></code>	PDB instance ID.
<code>in</code>	<code><i>chn</i></code>	ADC channel.
<code>in</code>	<code><i>preChnMask</i></code>	ADC pre_trigger channels mask.

#### Returns

Assertion of indicated flag.

Definition at line 292 of file `pdb_driver.c`.

14.77.4.8 `bool PDB_DRV_GetTimerIntFlag ( const uint32_t instance )`

Gets the PDB interrupt flag.

This function gets the PDB interrupt flag. It is asserted if the PDB interrupt occurs.

#### Parameters

<code>in</code>	<code><i>instance</i></code>	PDB instance ID.
-----------------	------------------------------	------------------

#### Returns

Assertion of indicated event.

Definition at line 158 of file `pdb_driver.c`.

14.77.4.9 `uint32_t PDB_DRV_GetTimerValue ( const uint32_t instance )`

Gets the current counter value in the PDB module.

This function gets the current counter value.

#### Parameters

<code>in</code>	<code><i>instance</i></code>	PDB instance ID.
-----------------	------------------------------	------------------

#### Returns

Current PDB counter value.

Definition at line 142 of file `pdb_driver.c`.

14.77.4.10 `void PDB_DRV_Init ( const uint32_t instance, const pdb_timer_config_t * userConfigPtr )`

Initializes the PDB counter and triggers input.

This function initializes the PDB counter and triggers the input. It resets PDB registers and enables the PDB clock. Therefore, it should be called before any other operation. After it is initialized, the PDB can act as a triggered timer, which enables other features in PDB module.

## Parameters

in	<i>instance</i>	PDB instance ID.
in	<i>userConfigPtr</i>	Pointer to the user configuration structure. See the "pdb_user_config_t".

Definition at line 63 of file `pdb_driver.c`.

14.77.4.11 `void PDB_DRV_LoadValuesCmd ( const uint32_t instance )`

Executes the command of loading values.

This function executes the command of loading values.

## Parameters

in	<i>instance</i>	PDB instance ID.
----	-----------------	------------------

Definition at line 188 of file `pdb_driver.c`.

14.77.4.12 `void PDB_DRV_SetAdcPreTriggerDelayValue ( const uint32_t instance, const uint32_t chn, const uint32_t preChn, const uint32_t value )`

Sets the ADC pre\_trigger delay value in the PDB module.

This function sets Set the ADC pre\_trigger delay value in the PDB module.

## Parameters

<i>instance</i>	PDB instance ID.
<i>chn</i>	ADC channel.
<i>preChn</i>	ADC pre_channel.
<i>value</i>	Setting value.

Definition at line 328 of file `pdb_driver.c`.

14.77.4.13 `void PDB_DRV_SetCmpPulseOutDelayForHigh ( const uint32_t instance, const uint32_t pulseChn, const uint32_t value )`

Sets the CMP pulse out delay value for high in the PDB module.

This function sets the CMP pulse out delay value for high in the PDB module.

## Parameters

in	<i>instance</i>	PDB instance ID.
in	<i>pulseChn</i>	Pulse channel.
in	<i>value</i>	Setting value.

Definition at line 364 of file `pdb_driver.c`.

14.77.4.14 `void PDB_DRV_SetCmpPulseOutDelayForLow ( const uint32_t instance, const uint32_t pulseChn, const uint32_t value )`

Sets the CMP pulse out delay value for low in the PDB module.

This function sets the CMP pulse out delay value for low in the PDB module.

## Parameters

in	<i>instance</i>	PDB instance ID.
in	<i>pulseChn</i>	Pulse channel.
in	<i>value</i>	Setting value.

Definition at line 382 of file `pdb_driver.c`.

14.77.4.15 void PDB\_DRV\_SetCmpPulseOutEnable ( const uint32\_t *instance*, const uint32\_t *pulseChnMask*, bool *enable* )

Switches on/off the CMP pulse out in the PDB module.

This function switches the CMP pulse on/off in the PDB module.

**Parameters**

in	<i>instance</i>	PDB instance ID.
in	<i>pulseChnMask</i>	Pulse channel mask.
in	<i>enable</i>	Switcher to assert the feature.

Definition at line 347 of file pdb\_driver.c.

14.77.4.16 void PDB\_DRV\_SetTimerModulusValue ( const uint32\_t *instance*, const uint32\_t *value* )

Sets the value of timer modulus.

This function sets the value of timer modulus.

**Parameters**

in	<i>instance</i>	PDB instance ID.
in	<i>value</i>	Setting value.

Definition at line 203 of file pdb\_driver.c.

14.77.4.17 void PDB\_DRV\_SetValueForTimerInterrupt ( const uint32\_t *instance*, const uint32\_t *value* )

Sets the value for the timer interrupt.

This function sets the value for the timer interrupt.

**Parameters**

in	<i>instance</i>	PDB instance ID.
in	<i>value</i>	Setting value.

Definition at line 219 of file pdb\_driver.c.

14.77.4.18 void PDB\_DRV\_SoftTriggerCmd ( const uint32\_t *instance* )

Triggers the PDB with a software trigger.

This function triggers the PDB with a software trigger. When the PDB is set to use the software trigger as input, calling this function triggers the PDB.

**Parameters**

in	<i>instance</i>	PDB instance ID.
----	-----------------	------------------

Definition at line 127 of file pdb\_driver.c.

## 14.78 PINS Driver

### 14.78.1 Detailed Description

This section describes the programming interface of the PINS driver.

#### Data Structures

- struct [pin\\_settings\\_config\\_t](#)  
*Defines the converter configuration. [More...](#)*

#### Typedefs

- typedef uint8\_t [pins\\_level\\_type\\_t](#)  
*Type of a port levels representation. Implements : [pins\\_level\\_type\\_t\\_Class](#).*

#### Enumerations

- enum [port\\_data\\_direction\\_t](#) { [GPIO\\_INPUT\\_DIRECTION](#) = 0x0U, [GPIO\\_OUTPUT\\_DIRECTION](#) = 0x1U, [GPIO\\_UNSPECIFIED\\_DIRECTION](#) = 0x2U }  
*Configures the port data direction Implements : [port\\_data\\_direction\\_t\\_Class](#).*

#### PINS DRIVER API.

- status\_t [PINS\\_DRV\\_Init](#) (uint32\_t pinCount, const [pin\\_settings\\_config\\_t](#) config[ ])  
*Initializes the pins with the given configuration structure.*
- void [PINS\\_DRV\\_WritePin](#) (GPIO\_Type \*const base, pins\_channel\_type\_t pin, [pins\\_level\\_type\\_t](#) value)  
*Write a pin of a port with a given value.*
- void [PINS\\_DRV\\_WritePins](#) (GPIO\_Type \*const base, pins\_channel\_type\_t pins)  
*Write all pins of a port.*
- pins\_channel\_type\_t [PINS\\_DRV\\_GetPinsOutput](#) (const GPIO\_Type \*const base)  
*Get the current output from a port.*
- void [PINS\\_DRV\\_SetPins](#) (GPIO\_Type \*const base, pins\_channel\_type\_t pins)  
*Write pins with 'Set' value.*
- void [PINS\\_DRV\\_ClearPins](#) (GPIO\_Type \*const base, pins\_channel\_type\_t pins)  
*Write pins to 'Clear' value.*
- void [PINS\\_DRV\\_TogglePins](#) (GPIO\_Type \*const base, pins\_channel\_type\_t pins)  
*Toggle pins value.*
- pins\_channel\_type\_t [PINS\\_DRV\\_ReadPins](#) (const GPIO\_Type \*const base)  
*Read input pins.*

### 14.78.2 Data Structure Documentation

#### 14.78.2.1 struct pin\_settings\_config\_t

Defines the converter configuration.

This structure is used to configure the pins Implements : [pin\\_settings\\_config\\_t\\_Class](#)

Definition at line 504 of file [pins\\_driver.h](#).

## Data Fields

- uint32\_t [pinPortIdx](#)
- port\_mux\_t [mux](#)
  - Pin (C55: Out) mux selection.*
- GPIO\_Type \* [gpioBase](#)
- port\_data\_direction\_t [direction](#)

## Field Documentation

### 14.78.2.1.1 port\_data\_direction\_t direction

Configures the port data direction.

Definition at line 536 of file pins\_driver.h.

### 14.78.2.1.2 GPIO\_Type\* gpioBase

GPIO base pointer.

Definition at line 535 of file pins\_driver.h.

### 14.78.2.1.3 port\_mux\_t mux

Pin (C55: Out) mux selection.

Definition at line 527 of file pins\_driver.h.

### 14.78.2.1.4 uint32\_t pinPortIdx

Port pin number.

Definition at line 511 of file pins\_driver.h.

## 14.78.3 Typedef Documentation

### 14.78.3.1 typedef uint8\_t pins\_level\_type\_t

Type of a port levels representation. Implements : pins\_level\_type\_t\_Class.

Definition at line 56 of file pins\_driver.h.

## 14.78.4 Enumeration Type Documentation

### 14.78.4.1 enum port\_data\_direction\_t

Configures the port data direction Implements : port\_data\_direction\_t\_Class.

## Enumerator

**GPIO\_INPUT\_DIRECTION** General purpose input direction.

**GPIO\_OUTPUT\_DIRECTION** General purpose output direction.

**GPIO\_UNSPECIFIED\_DIRECTION** General purpose unspecified direction.

Definition at line 62 of file pins\_driver.h.

## 14.78.5 Function Documentation

#### 14.78.5.1 void PINS\_DRV\_ClearPins ( GPIO\_Type \*const base, pins\_channel\_type\_t pins )

Write pins to 'Clear' value.

This function configures output pins listed in parameter pins (bits that are '1') to have a 'cleared' value (LOW). Pins corresponding to '0' will be unaffected.

##### Parameters

<i>base</i>	GPIO base pointer (PTA, PTB, PTC, etc.)
<i>pins</i>	pin mask of bits to be cleared. Each bit represents one pin (LSB is pin 0, MSB is pin 31). For each bit: <ul style="list-style-type: none"> <li>• 0: corresponding pin is unaffected</li> <li>• 1: corresponding pin is cleared(set to LOW)</li> </ul>

Definition at line 312 of file pins\_driver.c.

#### 14.78.5.2 pins\_channel\_type\_t PINS\_DRV\_GetPinsOutput ( const GPIO\_Type \*const base )

Get the current output from a port.

This function returns the current output that is written to a port. Only pins that are configured as output will have meaningful values.

##### Parameters

<i>base</i>	GPIO base pointer (PTA, PTB, PTC, etc.)
-------------	---

##### Returns

GPIO outputs. Each bit represents one pin (LSB is pin 0, MSB is pin 31). For each bit:

- 0: corresponding pin is set to LOW
- 1: corresponding pin is set to HIGH

Definition at line 283 of file pins\_driver.c.

#### 14.78.5.3 status\_t PINS\_DRV\_Init ( uint32\_t pinCount, const pin\_settings\_config\_t config[] )

Initializes the pins with the given configuration structure.

This function configures the pins with the options provided in the provided structure.

##### Parameters

<i>in</i>	<i>pinCount</i>	the number of configured pins in structure
<i>in</i>	<i>config</i>	the configuration structure

##### Returns

the status of the operation

Definition at line 53 of file pins\_driver.c.

#### 14.78.5.4 pins\_channel\_type\_t PINS\_DRV\_ReadPins ( const GPIO\_Type \*const base )

Read input pins.

This function returns the current input values from a port. Only pins configured as input will have meaningful values.

**Parameters**

<i>base</i>	GPIO base pointer (PTA, PTB, PTC, etc.)
-------------	---

**Returns**

GPIO inputs. Each bit represents one pin (LSB is pin 0, MSB is pin 31). For each bit:

- 0: corresponding pin is read as LOW
- 1: corresponding pin is read as HIGH

Definition at line 340 of file pins\_driver.c.

14.78.5.5 void PINS\_DRV\_SetPins ( GPIO\_Type \*const *base*, pins\_channel\_type\_t *pins* )

Write pins with 'Set' value.

This function configures output pins listed in parameter pins (bits that are '1') to have a value of 'set' (HIGH). Pins corresponding to '0' will be unaffected.

**Parameters**

<i>base</i>	GPIO base pointer (PTA, PTB, PTC, etc.)
<i>pins</i>	pin mask of bits to be set. Each bit represents one pin (LSB is pin 0, MSB is pin 31). For each bit: <ul style="list-style-type: none"> <li>• 0: corresponding pin is unaffected</li> <li>• 1: corresponding pin is set to HIGH</li> </ul>

Definition at line 297 of file pins\_driver.c.

14.78.5.6 void PINS\_DRV\_TogglePins ( GPIO\_Type \*const *base*, pins\_channel\_type\_t *pins* )

Toggle pins value.

This function toggles output pins listed in parameter pins (bits that are '1'). Pins corresponding to '0' will be unaffected.

**Parameters**

<i>base</i>	GPIO base pointer (PTA, PTB, PTC, etc.)
<i>pins</i>	pin mask of bits to be toggled. Each bit represents one pin (LSB is pin 0, MSB is pin 31). For each bit: <ul style="list-style-type: none"> <li>• 0: corresponding pin is unaffected</li> <li>• 1: corresponding pin is toggled</li> </ul>

Definition at line 326 of file pins\_driver.c.

14.78.5.7 void PINS\_DRV\_WritePin ( GPIO\_Type \*const *base*, pins\_channel\_type\_t *pin*, pins\_level\_type\_t *value* )

Write a pin of a port with a given value.

This function writes the given pin from a port, with the given value ('0' represents LOW, '1' represents HIGH).

**Parameters**

<i>base</i>	GPIO base pointer (PTA, PTB, PTC, etc.)
-------------	---

<i>pin</i>	pin number to be written
<i>value</i>	pin value to be written <ul style="list-style-type: none"> <li>• 0: corresponding pin is set to LOW</li> <li>• 1: corresponding pin is set to HIGH</li> </ul>

Definition at line 254 of file pins\_driver.c.

14.78.5.8 void PINS\_DRV\_WritePins ( GPIO\_Type \*const *base*, pins\_channel\_type\_t *pins* )

Write all pins of a port.

This function writes all pins configured as output with the values given in the parameter pins. '0' represents LOW, '1' represents HIGH.

#### Parameters

<i>base</i>	GPIO base pointer (PTA, PTB, PTC, etc.)
<i>pins</i>	pin mask to be written <ul style="list-style-type: none"> <li>• 0: corresponding pin is set to LOW</li> <li>• 1: corresponding pin is set to HIGH</li> </ul>

Definition at line 269 of file pins\_driver.c.

### 14.79 Peripheral access layer for S32K144

This module covers all memory mapped register available on SoC.

## 14.80 Pins Driver (PINS)

### 14.80.1 Detailed Description

The S32 SDK provides Peripheral Drivers for the PINS module of S32K, S32V and MPC57xx devices.

The module provides dedicated pad control to general-purpose pads that can be configured as either inputs or outputs. The PINS module provides registers that enable user software to read values from GPIO pads configured as inputs, and write values to GPIO pads configured as outputs:

- When configured as output, you can write to an internal register to control the state driven on the associated output pad.
- When configured as input, you can detect the state of the associated pad by reading the value from an internal register.
- When configured as input and output, the pad value can be read back, which can be used as a method of checking if the written value appeared on the pad.

The PINS supports these features:

- Drive strength
- Open drain/source output enable
- Slew rate control
- Hysteresis control
- Internal pull control and pull selection
- Pin function assignment
- Control of analog path switches
- Safe mode behavior configuration

#### Modules

- [PINS Driver](#)

## 14.81 Power Manager

### 14.81.1 Detailed Description

The S32 SDK Power Manager provides a set of API/services that enables applications to configure and select among various operational and low power modes.

#### Driver consideration

The Power Manager driver is developed on top of an appropriate hardware access layer (SMC, MC\_ME etc). The Power Manager provides API to handle the device power modes. It also supports run-time switching between multiple power modes. Each power mode is described by configuration structures with multiple power-related options. The Power Manager provides a notification mechanism for registered callbacks and API for static and dynamic callback registration.

The Driver uses structures for configuration. The actual format of the structure is defined by the underlying device specific header file. There is a power mode and a callback configuration structure. These structures may be generated using Processor Expert. The user application can use the default for most settings, changing only what is necessary.

This driver provides functions for initializing power manager and changing the power mode.

All methods that access the hardware layer will return an error code to signal if the operation succeeded or failed. The values are defined by the `status_t` enumeration, and the possible values include: success, switch error, callback notification errors, wrong clock setup error.

#### Modules

- [Power Manager Driver](#)  
*This module covers the device-specific clock\_manager functionality implemented for S32K1xx SOC.*
- [Power\\_s32k1xx](#)

#### Data Structures

- struct [power\\_manager\\_notify\\_struct\\_t](#)  
*Power mode user configuration structure. [More...](#)*
- struct [power\\_manager\\_callback\\_user\\_config\\_t](#)  
*callback configuration structure [More...](#)*
- struct [power\\_manager\\_state\\_t](#)  
*Power manager internal state structure. [More...](#)*

#### Typedefs

- typedef void [power\\_manager\\_callback\\_data\\_t](#)  
*Callback-specific data.*
- typedef status\_t(\* [power\\_manager\\_callback\\_t](#)) ([power\\_manager\\_notify\\_struct\\_t](#) \*notify, [power\\_manager\\_callback\\_data\\_t](#) \*dataPtr)  
*Callback prototype.*

#### Enumerations

- enum [power\\_manager\\_policy\\_t](#) { [POWER\\_MANAGER\\_POLICY\\_AGREEMENT](#), [POWER\\_MANAGER\\_POLICY\\_FORCIBLE](#) }
- enum [power\\_manager\\_notify\\_t](#) { [POWER\\_MANAGER\\_NOTIFY\\_RECOVER](#) = 0x00U, [POWER\\_MANAGER\\_NOTIFY\\_BEFORE](#) = 0x01U, [POWER\\_MANAGER\\_NOTIFY\\_AFTER](#) = 0x02U }

The PM notification type. Used to notify registered callbacks. Callback notifications can be invoked in following situations:

- enum `power_manager_callback_type_t` { `POWER_MANAGER_CALLBACK_BEFORE` = 0x01U, `POWER_MANAGER_CALLBACK_AFTER` = 0x02U, `POWER_MANAGER_CALLBACK_BEFORE_AFTER` = 0x03U }

The callback type indicates when a callback will be invoked.

## Functions

- status\_t `POWER_SYS_Init` (`power_manager_user_config_t` `(*powerConfigsPtr)[ ]`, `uint8_t` `configsNumber`, `power_manager_callback_user_config_t` `(*callbacksPtr)[ ]`, `uint8_t` `callbacksNumber`)  
Power manager initialization for operation.
- status\_t `POWER_SYS_Deinit` (void)  
This function deinitializes the Power manager.
- status\_t `POWER_SYS_SetMode` (`uint8_t` `powerModelIndex`, `power_manager_policy_t` `policy`)  
This function configures the power mode.
- status\_t `POWER_SYS_GetLastMode` (`uint8_t` `*powerModelIndexPtr`)  
This function returns the last successfully set power mode.
- status\_t `POWER_SYS_GetLastModeConfig` (`power_manager_user_config_t` `**powerModePtr`)  
This function returns the user configuration structure of the last successfully set power mode.
- `power_manager_modes_t` `POWER_SYS_GetCurrentMode` (void)  
This function returns currently running power mode.
- `uint8_t` `POWER_SYS_GetErrorCallbackIndex` (void)  
This function returns the last failed notification callback.
- `power_manager_callback_user_config_t` `* POWER_SYS_GetErrorCallback` (void)  
This function returns the callback configuration structure for the last failed notification.

## 14.81.2 Data Structure Documentation

### 14.81.2.1 struct power\_manager\_notify\_struct\_t

Power mode user configuration structure.

This structure defines power mode with additional power options. This structure is implementation-defiend. Please refer to actual definition based on the underlying HAL (SMC, MC\_ME etc). Applications may define multiple power modes and switch between them. A list of all defined power modes is passed to the Power manager during initialization as an array of references to structures of this type (see `POWER_SYS_Init()`). Power modes can be switched by calling `POWER_SYS_SetMode()`, which takes as argument the index of the requested power mode in the list passed during manager initialization. The power mode currently in use can be retrieved by calling `POWER_SYS_GetLastMode()`, which provides the index of the current power mode, or by calling `POWER_SYS_GetLastModeConfig()`, which provides a pointer to the configuration structure of the current power mode. The members of the power mode configuration structure depend on power options available for a specific chip, and includes at least the power mode. The available power modes are chip-specific. See `power_manager_modes_t` defined in the underlying HAL for a list of all supported modes.

Power notification structure passed to registered callback function

Implements `power_manager_notify_struct_t_Class`

Definition at line 143 of file `power_manager.h`.

## Data Fields

- `power_manager_user_config_t` `* targetPowerConfigPtr`
- `uint8_t` `targetPowerConfigIndex`
- `power_manager_policy_t` `policy`
- `power_manager_notify_t` `notifyType`

## Field Documentation

### 14.81.2.1.1 `power_manager_notify_t` notifyType

Power mode notification type.

Definition at line 148 of file `power_manager.h`.

### 14.81.2.1.2 `power_manager_policy_t` policy

Power mode transition policy.

Definition at line 147 of file `power_manager.h`.

### 14.81.2.1.3 `uint8_t` targetPowerConfigIndex

Target power configuration index.

Definition at line 146 of file `power_manager.h`.

### 14.81.2.1.4 `power_manager_user_config_t*` targetPowerConfigPtr

Pointer to target power configuration

Definition at line 145 of file `power_manager.h`.

### 14.81.2.2 `struct power_manager_callback_user_config_t`

callback configuration structure

This structure holds configuration of callbacks passed to the Power manager during its initialization. Structures of this type are expected to be statically allocated. This structure contains following application-defined data: `callback` - pointer to the callback function `callbackType` - specifies when the callback is called `callbackData` - pointer to the data passed to the callback Implements `power_manager_callback_user_config_t_Class`

Definition at line 188 of file `power_manager.h`.

## Data Fields

- [power\\_manager\\_callback\\_t](#) callbackFunction
- [power\\_manager\\_callback\\_type\\_t](#) callbackType
- [power\\_manager\\_callback\\_data\\_t \\*](#) callbackData

## Field Documentation

### 14.81.2.2.1 `power_manager_callback_data_t*` callbackData

Definition at line 192 of file `power_manager.h`.

### 14.81.2.2.2 `power_manager_callback_t` callbackFunction

Definition at line 190 of file `power_manager.h`.

### 14.81.2.2.3 `power_manager_callback_type_t` callbackType

Definition at line 191 of file `power_manager.h`.

### 14.81.2.3 `struct power_manager_state_t`

Power manager internal state structure.

Power manager internal structure. Contains data necessary for Power manager proper functionality. Stores references to registered power mode configurations, callbacks, and other internal data. This structure is statically allocated and initialized by [POWER\\_SYS\\_Init\(\)](#). Implements `power_manager_state_t_Class`

Definition at line 204 of file power\_manager.h.

#### Data Fields

- [power\\_manager\\_user\\_config\\_t](#) [\\*\( \\* configs \)](#) []
- [uint8\\_t](#) [configsNumber](#)
- [power\\_manager\\_callback\\_user\\_config\\_t](#) [\\*\( \\* staticCallbacks \)](#) []
- [uint8\\_t](#) [staticCallbacksNumber](#)
- [uint8\\_t](#) [errorCallbackIndex](#)
- [uint8\\_t](#) [currentConfig](#)

#### Field Documentation

##### 14.81.2.3.1 [power\\_manager\\_user\\_config\\_t](#) [\\*\( \\* configs \)](#) []

Pointer to power configure table.

Definition at line 206 of file power\_manager.h.

##### 14.81.2.3.2 [uint8\\_t](#) [configsNumber](#)

Number of power configurations

Definition at line 207 of file power\_manager.h.

##### 14.81.2.3.3 [uint8\\_t](#) [currentConfig](#)

Index of current configuration.

Definition at line 211 of file power\_manager.h.

##### 14.81.2.3.4 [uint8\\_t](#) [errorCallbackIndex](#)

Index of callback returns error.

Definition at line 210 of file power\_manager.h.

##### 14.81.2.3.5 [power\\_manager\\_callback\\_user\\_config\\_t](#) [\\*\( \\* staticCallbacks \)](#) []

Pointer to callback table.

Definition at line 208 of file power\_manager.h.

##### 14.81.2.3.6 [uint8\\_t](#) [staticCallbacksNumber](#)

Max. number of callback configurations

Definition at line 209 of file power\_manager.h.

#### 14.81.3 Typedef Documentation

##### 14.81.3.1 typedef void [power\\_manager\\_callback\\_data\\_t](#)

Callback-specific data.

Pointer to data of this type is passed during callback registration. The pointer is part of the [power\\_manager\\_callback\\_user\\_config\\_t](#) structure and is passed to the callback during power mode change notifications. Implements [power\\_manager\\_callback\\_data\\_t\\_Class](#)

Definition at line 118 of file power\_manager.h.

### 14.81.3.2 typedef status\_t(\* power\_manager\_callback\_t) (power\_manager\_notify\_struct\_t \*notify, power\_manager\_callback\_data\_t \*dataPtr)

Callback prototype.

Declaration of callback. It is common for all registered callbacks. Function pointer of this type is part of [power\\_manager\\_callback\\_user\\_config\\_t](#) callback configuration structure. Depending on the callback type, the callback function is invoked during power mode change (see [POWER\\_SYS\\_SetMode\(\)](#)) before the mode change, after it, or in both cases to notify about the change progress (see [power\\_manager\\_callback\\_type\\_t](#)). When called, the type of the notification is passed as parameter along with a pointer to power mode configuration structure (see [power\\_manager\\_notify\\_struct\\_t](#)) and any data passed during the callback registration (see [power\\_manager\\_callback\\_data\\_t](#)). When notified before a mode change, depending on the power mode change policy (see [power\\_manager\\_policy\\_t](#)) the callback may deny the mode change by returning any error code other than STATUS\_SUCCESS (see [POWER\\_SYS\\_SetMode\(\)](#)).

Parameters

<i>notify</i>	Notification structure.
<i>dataPtr</i>	Callback data. Pointer to the data passed during callback registration. Intended to pass any driver or application data such as internal state information.

Returns

An error code or STATUS\_SUCCESS. Implements [power\\_manager\\_callback\\_t\\_Class](#)

Definition at line 172 of file [power\\_manager.h](#).

### 14.81.4 Enumeration Type Documentation

#### 14.81.4.1 enum power\_manager\_callback\_type\_t

The callback type indicates when a callback will be invoked.

Used in the callback configuration structures ([power\\_manager\\_callback\\_user\\_config\\_t](#)) to specify when the registered callback will be called during power mode change initiated by [POWER\\_SYS\\_SetMode\(\)](#).

Implements [power\\_manager\\_callback\\_type\\_t\\_Class](#)

Enumerator

- POWER\_MANAGER\_CALLBACK\_BEFORE** Before callback.
- POWER\_MANAGER\_CALLBACK\_AFTER** After callback.
- POWER\_MANAGER\_CALLBACK\_BEFORE\_AFTER** Before-After callback.

Definition at line 103 of file [power\\_manager.h](#).

#### 14.81.4.2 enum power\_manager\_notify\_t

The PM notification type. Used to notify registered callbacks. Callback notifications can be invoked in following situations:

- before a power mode change (Callback return value can affect [POWER\\_SYS\\_SetMode\(\)](#) execution. Refer to the [POWER\\_SYS\\_SetMode\(\)](#) and [power\\_manager\\_policy\\_t](#) documentation).
- after a successful change of the power mode.
- after an unsuccessful attempt to switch power mode, in order to recover to a working state. Implements [power\\_manager\\_notify\\_t\\_Class](#)

Enumerator

- POWER\_MANAGER\_NOTIFY\_RECOVER** Notify IP to recover to previous work state.

**POWER\_MANAGER\_NOTIFY\_BEFORE** Notify IP that the system will change the power setting.

**POWER\_MANAGER\_NOTIFY\_AFTER** Notify IP that the system has changed to a new power setting.

Definition at line 87 of file power\_manager.h.

#### 14.81.4.3 enum power\_manager\_policy\_t

Power manager policies.

Defines whether the mode switch initiated by the [POWER\\_SYS\\_SetMode\(\)](#) is agreed upon (depending on the result of notification callbacks), or forced. For `POWER_MANAGER_POLICY_FORCIBLE` the power mode is changed regardless of the callback results, while for `POWER_MANAGER_POLICY_AGREEMENT` policy any error code returned by one of the callbacks aborts the mode change. See also [POWER\\_SYS\\_SetMode\(\)](#) description. Implements `power_manager_policy_t_Class`

#### Enumerator

**POWER\_MANAGER\_POLICY\_AGREEMENT** Power mode is changed if all of the callbacks return success.

**POWER\_MANAGER\_POLICY\_FORCIBLE** Power mode is changed regardless of the result of callbacks.

Definition at line 72 of file power\_manager.h.

#### 14.81.5 Function Documentation

##### 14.81.5.1 status\_t POWER\_SYS\_Deinit ( void )

This function deinitializes the Power manager.

#### Returns

An error code or `STATUS_SUCCESS`.

Definition at line 120 of file power\_manager.c.

##### 14.81.5.2 power\_manager\_modes\_t POWER\_SYS\_GetCurrentMode ( void )

This function returns currently running power mode.

This function reads hardware settings and returns currently running power mode.

#### Returns

Currently used run power mode.

Definition at line 202 of file power\_manager\_S32K1xx.c.

##### 14.81.5.3 power\_manager\_callback\_user\_config\_t\* POWER\_SYS\_GetErrorCallback ( void )

This function returns the callback configuration structure for the last failed notification.

This function returns a pointer to configuration structure of the last callback that failed during the power mode switch when [POWER\\_SYS\\_SetMode\(\)](#) was called. If the last [POWER\\_SYS\\_SetMode\(\)](#) call ended successfully, a `NULL` value is returned.

#### Returns

Pointer to the callback configuration which returns error.

Definition at line 218 of file power\_manager.c.

#### 14.81.5.4 `uint8_t POWER_SYS_GetErrorCallbackIndex ( void )`

This function returns the last failed notification callback.

This function returns the index of the last callback that failed during the power mode switch when `POWER_SYS_SetMode()` was called. The returned value represents the index in the array of registered callbacks. If the last `POWER_SYS_SetMode()` call ended successfully, a value equal to the number of registered callbacks is returned.

##### Returns

Callback index of last failed callback or value equal to callbacks count.

Definition at line 206 of file `power_manager.c`.

#### 14.81.5.5 `status_t POWER_SYS_GetLastMode ( uint8_t * powerModelIndexPtr )`

This function returns the last successfully set power mode.

This function returns index of power mode which was last set using `POWER_SYS_SetMode()`. If the power mode was entered even though some of the registered callbacks denied the mode change, or if any of the callbacks invoked after the entering/restoring run mode failed, then the return code of this function has `STATUS_ERROR` value.

##### Parameters

out	<i>powerModelIndexPtr</i>	Power mode which has been set represented as an index into array of power mode configurations passed to the <code>POWER_SYS_Init()</code> .
-----	---------------------------	---

##### Returns

An error code or `STATUS_SUCCESS`.

Definition at line 143 of file `power_manager.c`.

#### 14.81.5.6 `status_t POWER_SYS_GetLastModeConfig ( power_manager_user_config_t ** powerModePtr )`

This function returns the user configuration structure of the last successfully set power mode.

This function returns a pointer to configuration structure which was last set using `POWER_SYS_SetMode()`. If the current power mode was entered even though some of the registered callbacks denied the mode change, or if any of the callbacks invoked after the entering/restoring run mode failed, then the return code of this function has `STATUS_ERROR` value.

##### Parameters

out	<i>powerModePtr</i>	Pointer to power mode configuration structure of the last set power mode.
-----	---------------------	---

##### Returns

An error code or `STATUS_SUCCESS`.

Definition at line 175 of file `power_manager.c`.

#### 14.81.5.7 `status_t POWER_SYS_Init ( power_manager_user_config_t *(*) powerConfigsPtr[], uint8_t configsNumber, power_manager_callback_user_config_t *(*) callbacksPtr[], uint8_t callbacksNumber )`

Power manager initialization for operation.

This function initializes the Power manager and its run-time state structure. Pointer to an array of Power mode configuration structures needs to be passed as a parameter along with a parameter specifying its size. At least one power mode configuration is required. Optionally, pointer to the array of predefined callbacks can be passed with its corresponding size parameter. For details about callbacks, refer to the `power_manager_callback_user_config_t`. As Power manager stores only pointers to arrays of these structures, they need to exist and be valid for the entire life cycle of Power manager.

## Parameters

in	<i>powerConfigsPtr</i>	A pointer to an array of pointers to all power configurations which will be handled by Power manager.
in	<i>configsNumber</i>	Number of power configurations. Size of powerConfigsPtr array.
in	<i>callbacksPtr</i>	A pointer to an array of pointers to callback configurations. If there are no callbacks to register during Power manager initialization, use NULL value.
in	<i>callbacksNumber</i>	Number of registered callbacks. Size of callbacksPtr array.

## Returns

An error code or STATUS\_SUCCESS.

Definition at line 80 of file power\_manager.c.

14.81.5.8 `status_t POWER_SYS_SetMode ( uint8_t powerModelIndex, power_manager_policy_t policy )`

This function configures the power mode.

This function switches to one of the defined power modes. Requested mode number is passed as an input parameter. This function notifies all registered callback functions before the mode change (using POWER\_MANAGER\_CALLBACK\_BEFORE set as callback type parameter), sets specific power options defined in the power mode configuration and enters the specified mode. In case of run modes (for example, Run, Very low power run, or High speed run), this function also invokes all registered callbacks after the mode change (using POWER\_MANAGER\_CALLBACK\_AFTER). In case of sleep or deep sleep modes, if the requested mode is not exited through a reset, these notifications are sent after the core wakes up. Callbacks are invoked in the following order: All registered callbacks are notified ordered by index in the callbacks array (see callbacksPtr parameter of [POWER\\_SYS\\_Init\(\)](#)). The same order is used for before and after switch notifications. The notifications before the power mode switch can be used to obtain confirmation about the change from registered callbacks. If any registered callback denies the power mode change, further execution of this function depends on mode change policy: the mode change is either forced(POWER\_MANAGER\_POLICY\_FORCIBLE) or aborted(POWER\_MANAGER\_POLICY\_AGREEMENT). When mode change is forced, the results of the before switch notifications are ignored. If agreement is requested, in case any callback returns an error code then further before switch notifications are cancelled and all already notified callbacks are re-invoked with POWER\_MANAGER\_CALLBACK\_AFTER set as callback type parameter. The index of the callback which returned error code during pre-switch notifications is stored and can be obtained by using [POWER\\_SYS\\_GetErrorCallback\(\)](#). Any error codes during callbacks re-invocation (recover phase) are ignored. [POWER\\_SYS\\_SetMode\(\)](#) returns an error code denoting the phase in which a callback failed. It is possible to enter any mode supported by the processor. Refer to the chip reference manual for the list of available power modes. If it is necessary to switch into an intermediate power mode prior to entering the requested mode (for example, when switching from Run into Very low power wait through Very low power run mode), then the intermediate mode is entered without invoking the callback mechanism.

## Parameters

in	<i>powerModelIndex</i>	Requested power mode represented as an index into array of user-defined power mode configurations passed to the <a href="#">POWER_SYS_Init()</a> .
in	<i>policy</i>	Transaction policy

## Returns

An error code or STATUS\_SUCCESS.

Definition at line 338 of file power\_manager.c.

## 14.82 Power Manager Driver

This module covers the device-specific clock\_manager functionality implemented for S32K1xx SOC.

### Hardware background

System mode controller (SMC) is passing the system into and out of all low-power Stop and Run modes. Controls the power, clocks and memories of the system to achieve the power consumption and functionality of that mode.

### Driver consideration

Power mode entry and sleep-on-exit option are provided at initialization time through the power manager user configuration structure. The available power mode entries are the following ones: HSRUN, RUN, VLPR, WAIT, VLPW, VLPS, PSTOP1 and PSTOP2

This is an example of configuration:

```
power_manager_user_config_t pwrMan1_InitConfig0 = {
    .powerMode = POWER_MANAGER_HSRUN,
    .sleepOnExitOption = false,
    .sleepOnExitValue = false,
};

power_manager_user_config_t *powerConfigsArr[] = {
    &pwrMan1_InitConfig0
};

power_manager_callback_user_config_t * powerCallbacksConfigsArr[] = {(
    void *)0};

if (STATUS_SUCCESS != POWER_SYS_Init(&powerConfigsArr,1,&powerCallbacksConfigsArr,0)) {
    ...
}
else {
    ...
}

if (STATUS_SUCCESS != POWER_SYS_SetMode(0,
    POWER_MANAGER_POLICY_AGREEMENT)) {
    ...
}
else {
    ...
}
```

## 14.83 Power\_s32k1xx

### 14.83.1 Detailed Description

#### Data Structures

- struct [power\\_manager\\_user\\_config\\_t](#)  
*Power mode user configuration structure. [More...](#)*
- struct [smc\\_power\\_mode\\_protection\\_config\\_t](#)  
*Power mode protection configuration Implements [smc\\_power\\_mode\\_protection\\_config\\_t\\_Class](#). [More...](#)*
- struct [smc\\_power\\_mode\\_config\\_t](#)  
*Power mode control configuration used for calling the [SMC\\_SYS\\_SetPowerMode](#) API Implements [smc\\_power\\_mode\\_config\\_t\\_Class](#). [More...](#)*
- struct [smc\\_version\\_info\\_t](#)  
*SMC module version number Implements [smc\\_version\\_info\\_t\\_Class](#). [More...](#)*
- struct [rcm\\_version\\_info\\_t](#)  
*RCM module version number Implements [rcm\\_version\\_info\\_t\\_Class](#). [More...](#)*

#### Enumerations

- enum [power\\_manager\\_modes\\_t](#) {  
[POWER\\_MANAGER\\_RUN](#), [POWER\\_MANAGER\\_VLPR](#), [POWER\\_MANAGER\\_STOP](#), [POWER\\_MANAGER\\_VLPS](#),  
[POWER\\_MANAGER\\_MAX](#) }  
*Power modes enumeration.*
- enum [power\\_mode\\_stat\\_t](#) {  
[STAT\\_RUN](#) = 0x01, [STAT\\_STOP](#) = 0x02, [STAT\\_VLPR](#) = 0x04, [STAT\\_VLPW](#) = 0x08,  
[STAT\\_VLPS](#) = 0x10, [STAT\\_HSRUN](#) = 0x80, [STAT\\_INVALID](#) = 0xFF }  
*Power Modes in PMSTAT Implements [power\\_mode\\_stat\\_t\\_Class](#).*
- enum [power\\_modes\\_protect\\_t](#) { [ALLOW\\_HSRUN](#), [ALLOW\\_VLP](#), [ALLOW\\_MAX](#) }  
*Power Modes Protection Implements [power\\_modes\\_protect\\_t\\_Class](#).*
- enum [smc\\_run\\_mode\\_t](#) { [SMC\\_RUN](#), [SMC\\_RESERVED\\_RUN](#), [SMC\\_VLPR](#), [SMC\\_HSRUN](#) }  
*Run mode definition Implements [smc\\_run\\_mode\\_t\\_Class](#).*
- enum [smc\\_stop\\_mode\\_t](#) { [SMC\\_STOP](#) = 0U, [SMC\\_RESERVED\\_STOP1](#) = 1U, [SMC\\_VLPS](#) = 2U }  
*Stop mode definition Implements [smc\\_stop\\_mode\\_t\\_Class](#).*
- enum [smc\\_stop\\_option\\_t](#) { [SMC\\_STOP\\_RESERVED](#) = 0x00, [SMC\\_STOP1](#) = 0x01, [SMC\\_STOP2](#) = 0x02 }  
*STOP option Implements [smc\\_stop\\_option\\_t\\_Class](#).*
- enum [pmc\\_int\\_select\\_t](#) { [PMC\\_INT\\_LOW\\_VOLT\\_DETECT](#), [PMC\\_INT\\_LOW\\_VOLT\\_WARN](#) }  
*Power management control interrupts Implements [pmc\\_int\\_select\\_t\\_Class](#).*
- enum [rcm\\_source\\_names\\_t](#) {  
[RCM\\_WAKEUP](#), [RCM\\_LOW\\_VOLT\\_DETECT](#), [RCM\\_LOSS\\_OF\\_CLK](#), [RCM\\_LOSS\\_OF\\_LOCK](#),  
[RCM\\_WATCH\\_DOG](#), [RCM\\_EXTERNAL\\_PIN](#), [RCM\\_POWER\\_ON](#), [RCM\\_SJTAG](#),  
[RCM\\_CORE\\_LOCKUP](#), [RCM\\_SOFTWARE](#), [RCM\\_SMDM\\_AP](#), [RCM\\_STOP\\_MODE\\_ACK\\_ERR](#),  
[RCM\\_TAMPERR](#), [RCM\\_CORE1](#), [RCM\\_SRC\\_NAME\\_MAX](#) }  
*System Reset Source Name definitions Implements [rcm\\_source\\_names\\_t\\_Class](#).*
- enum [rcm\\_filter\\_run\\_wait\\_modes\\_t](#) { [RCM\\_FILTER\\_DISABLED](#), [RCM\\_FILTER\\_BUS\\_CLK](#), [RCM\\_FILTER\\_LPO\\_CLK](#), [RCM\\_FILTER\\_RESERVED](#) }  
*Reset pin filter select in Run and Wait modes Implements [rcm\\_filter\\_run\\_wait\\_modes\\_t\\_Class](#).*
- enum [rcm\\_reset\\_delay\\_time\\_t](#) { [RCM\\_10LPO\\_CYCLES\\_DELAY](#), [RCM\\_34LPO\\_CYCLES\\_DELAY](#), [RCM\\_130LPO\\_CYCLES\\_DELAY](#), [RCM\\_514LPO\\_CYCLES\\_DELAY](#) }  
*Reset delay time Implements [rcm\\_reset\\_delay\\_time\\_t\\_Class](#).*

## Functions

- status\_t [POWER\\_SYS\\_DoInit](#) (void)  
*This function implementation-specific configuration of power modes.*
- status\_t [POWER\\_SYS\\_DoDeinit](#) (void)  
*This function implementation-specific de-initialization of power manager.*
- status\_t [POWER\\_SYS\\_DoSetMode](#) (const [power\\_manager\\_user\\_config\\_t](#) \*const configPtr)  
*This function configures the power mode.*

## 14.83.2 Data Structure Documentation

### 14.83.2.1 struct power\_manager\_user\_config\_t

Power mode user configuration structure.

List of power mode configuration structure members depends on power options available for the specific chip. Complete list contains: mode - S32K power mode. List of available modes is chip-specific. See [power\\_manager\\_modes\\_t](#) list of modes. sleepOnExitOption - Controls whether the sleep-on-exit option value is used(when set to true) or ignored(when set to false). See [sleepOnExitValue](#). sleepOnExitValue - When set to true, ARM core returns to sleep (S32K wait modes) or deep sleep state (S32K stop modes) after interrupt service finishes. When set to false, core stays woken-up. Implements [power\\_manager\\_user\\_config\\_t\\_Class](#)

Definition at line 98 of file [power\\_manager\\_S32K1xx.h](#).

#### Data Fields

- [power\\_manager\\_modes\\_t](#) powerMode
- bool [sleepOnExitOption](#)
- bool [sleepOnExitValue](#)

#### Field Documentation

##### 14.83.2.1.1 power\_manager\_modes\_t powerMode

Definition at line 100 of file [power\\_manager\\_S32K1xx.h](#).

##### 14.83.2.1.2 bool sleepOnExitOption

Definition at line 101 of file [power\\_manager\\_S32K1xx.h](#).

##### 14.83.2.1.3 bool sleepOnExitValue

Definition at line 102 of file [power\\_manager\\_S32K1xx.h](#).

##### 14.83.2.2 struct smc\_power\_mode\_protection\_config\_t

Power mode protection configuration Implements [smc\\_power\\_mode\\_protection\\_config\\_t\\_Class](#).

Definition at line 168 of file [power\\_manager\\_S32K1xx.h](#).

#### Data Fields

- bool [vlpProt](#)

#### Field Documentation

##### 14.83.2.2.1 bool vlpProt

VLP protect

Definition at line 170 of file [power\\_manager\\_S32K1xx.h](#).

### 14.83.2.3 struct smc\_power\_mode\_config\_t

Power mode control configuration used for calling the SMC\_SYS\_SetPowerMode API Implements smc\_power\_mode\_config\_t\_Class.

Definition at line 180 of file power\_manager\_S32K1xx.h.

#### Data Fields

- [power\\_manager\\_modes\\_t powerModeName](#)

#### Field Documentation

##### 14.83.2.3.1 power\_manager\_modes\_t powerModeName

Power mode(enum), see power\_manager\_modes\_t

Definition at line 182 of file power\_manager\_S32K1xx.h.

### 14.83.2.4 struct smc\_version\_info\_t

SMC module version number Implements smc\_version\_info\_t\_Class.

Definition at line 197 of file power\_manager\_S32K1xx.h.

#### Data Fields

- uint32\_t [majorNumber](#)
- uint32\_t [minorNumber](#)
- uint32\_t [featureNumber](#)

#### Field Documentation

##### 14.83.2.4.1 uint32\_t featureNumber

Feature Specification Number

Definition at line 201 of file power\_manager\_S32K1xx.h.

##### 14.83.2.4.2 uint32\_t majorNumber

Major Version Number

Definition at line 199 of file power\_manager\_S32K1xx.h.

##### 14.83.2.4.3 uint32\_t minorNumber

Minor Version Number

Definition at line 200 of file power\_manager\_S32K1xx.h.

### 14.83.2.5 struct rcm\_version\_info\_t

RCM module version number Implements rcm\_version\_info\_t\_Class.

Definition at line 266 of file power\_manager\_S32K1xx.h.

#### Data Fields

- uint32\_t [majorNumber](#)
- uint32\_t [minorNumber](#)
- uint32\_t [featureNumber](#)

#### Field Documentation

#### 14.83.2.5.1 uint32\_t featureNumber

Feature Specification Number

Definition at line 270 of file power\_manager\_S32K1xx.h.

#### 14.83.2.5.2 uint32\_t majorNumber

Major Version Number

Definition at line 268 of file power\_manager\_S32K1xx.h.

#### 14.83.2.5.3 uint32\_t minorNumber

Minor Version Number

Definition at line 269 of file power\_manager\_S32K1xx.h.

### 14.83.3 Enumeration Type Documentation

#### 14.83.3.1 enum pmc\_int\_select\_t

Power management control interrupts Implements pmc\_int\_select\_t\_Class.

Enumerator

**PMC\_INT\_LOW\_VOLT\_DETECT** Low Voltage Detect Interrupt

**PMC\_INT\_LOW\_VOLT\_WARN** Low Voltage Warning Interrupt

Definition at line 208 of file power\_manager\_S32K1xx.h.

#### 14.83.3.2 enum power\_manager\_modes\_t

Power modes enumeration.

Defines power modes. Used in the power mode configuration structure ([power\\_manager\\_user\\_config\\_t](#)). From ARM core perspective, Power modes can be generally divided into run modes (High speed run, Run and Very low power run), sleep (Wait and Very low power wait) and deep sleep modes (all Stop modes). List of power modes supported by specific chip along with requirements for entering and exiting of these modes can be found in chip documentation. List of all supported power modes:

- POWER\_MANAGER\_HSRUN - High speed run mode.
- POWER\_MANAGER\_RUN - Run mode.
- POWER\_MANAGER\_VLPR - Very low power run mode.
- POWER\_MANAGER\_WAIT - Wait mode.
- POWER\_MANAGER\_VLPW - Very low power wait mode.
- POWER\_MANAGER\_STOP - Stop mode.
- POWER\_MANAGER\_VLPS - Very low power stop mode.
- POWER\_MANAGER\_PSTOP1 - Partial stop 1 mode.
- POWER\_MANAGER\_PSTOP2 - Partial stop 2 mode. Implements power\_manager\_modes\_t\_Class

Enumerator

**POWER\_MANAGER\_RUN** Run mode.

**POWER\_MANAGER\_VLPR** Very low power run mode.

**POWER\_MANAGER\_STOP** Stop mode.  
**POWER\_MANAGER\_VLPS** Very low power stop mode.  
**POWER\_MANAGER\_MAX**

Definition at line 60 of file power\_manager\_S32K1xx.h.

#### 14.83.3.3 enum power\_mode\_stat\_t

Power Modes in PMSTAT Implements power\_mode\_stat\_t\_Class.

##### Enumerator

**STAT\_RUN** 0000\_0001 - Current power mode is RUN  
**STAT\_STOP** 0000\_0010 - Current power mode is STOP  
**STAT\_VLPR** 0000\_0100 - Current power mode is VLPR  
**STAT\_VLPW** 0000\_1000 - Current power mode is VLPW  
**STAT\_VLPS** 0001\_0000 - Current power mode is VLPS  
**STAT\_HSRUN** 1000\_0000 - Current power mode is HSRUN  
**STAT\_INVALID** 1111\_1111 - Non-existing power mode

Definition at line 109 of file power\_manager\_S32K1xx.h.

#### 14.83.3.4 enum power\_modes\_protect\_t

Power Modes Protection Implements power\_modes\_protect\_t\_Class.

##### Enumerator

**ALLOW\_HSRUN** Allow High Speed Run mode  
**ALLOW\_VLP** Allow Very-Low-Power Modes  
**ALLOW\_MAX**

Definition at line 124 of file power\_manager\_S32K1xx.h.

#### 14.83.3.5 enum rcm\_filter\_run\_wait\_modes\_t

Reset pin filter select in Run and Wait modes Implements rcm\_filter\_run\_wait\_modes\_t\_Class.

##### Enumerator

**RCM\_FILTER\_DISABLED** All filtering disabled  
**RCM\_FILTER\_BUS\_CLK** Bus clock filter enabled  
**RCM\_FILTER\_LPO\_CLK** LPO clock filter enabled  
**RCM\_FILTER\_RESERVED** Reserved setting

Definition at line 241 of file power\_manager\_S32K1xx.h.

#### 14.83.3.6 enum rcm\_reset\_delay\_time\_t

Reset delay time Implements rcm\_reset\_delay\_time\_t\_Class.

##### Enumerator

**RCM\_10LPO\_CYCLES\_DELAY** reset delay time 10 LPO cycles  
**RCM\_34LPO\_CYCLES\_DELAY** reset delay time 34 LPO cycles  
**RCM\_130LPO\_CYCLES\_DELAY** reset delay time 130 LPO cycles  
**RCM\_514LPO\_CYCLES\_DELAY** reset delay time 514 LPO cycles

Definition at line 254 of file power\_manager\_S32K1xx.h.

## 14.83.3.7 enum rcm\_source\_names\_t

System Reset Source Name definitions Implements rcm\_source\_names\_t\_Class.

## Enumerator

**RCM\_WAKEUP** Wakeup  
**RCM\_LOW\_VOLT\_DETECT** Low voltage detect reset  
**RCM\_LOSS\_OF\_CLK** Loss of clock reset  
**RCM\_LOSS\_OF\_LOCK** Loss of lock reset  
**RCM\_WATCH\_DOG** Watch dog reset  
**RCM\_EXTERNAL\_PIN** External pin reset  
**RCM\_POWER\_ON** Power on reset  
**RCM\_SJTAG** JTAG generated reset  
**RCM\_CORE\_LOCKUP** core lockup reset  
**RCM\_SOFTWARE** Software reset  
**RCM\_SMDM\_AP** MDM-AP system reset  
**RCM\_STOP\_MODE\_ACK\_ERR** Stop mode ack error reset  
**RCM\_TAMPERR** Tamperr  
**RCM\_CORE1** Core1  
**RCM\_SRC\_NAME\_MAX**

Definition at line 218 of file power\_manager\_S32K1xx.h.

## 14.83.3.8 enum smc\_run\_mode\_t

Run mode definition Implements smc\_run\_mode\_t\_Class.

## Enumerator

**SMC\_RUN** normal RUN mode  
**SMC\_RESERVED\_RUN**  
**SMC\_VLPR** Very-Low-Power RUN mode  
**SMC\_HSRUN** High Speed Run mode (HSRUN)

Definition at line 135 of file power\_manager\_S32K1xx.h.

## 14.83.3.9 enum smc\_stop\_mode\_t

Stop mode definition Implements smc\_stop\_mode\_t\_Class.

## Enumerator

**SMC\_STOP** Normal STOP mode  
**SMC\_RESERVED\_STOP1** Reserved  
**SMC\_VLPS** Very-Low-Power STOP mode

Definition at line 146 of file power\_manager\_S32K1xx.h.

14.83.3.10 enum `smc_stop_option_t`

STOP option Implements `smc_stop_option_t_Class`.

## Enumerator

- `SMC_STOP_RESERVED`** Reserved stop mode
- `SMC_STOP1`** Stop with both system and bus clocks disabled
- `SMC_STOP2`** Stop with system clock disabled and bus clock enabled

Definition at line 157 of file `power_manager_S32K1xx.h`.

## 14.83.4 Function Documentation

14.83.4.1 `status_t POWER_SYS_DoDeinit ( void )`

This function implementation-specific de-initialization of power manager.

This function performs the actual implementation-specific de-initialization.

## Returns

Operation status

- `STATUS_SUCCESS`: Operation was successful.
- `STATUS_ERROR`: Operation failed.

Definition at line 162 of file `power_manager_S32K1xx.c`.

14.83.4.2 `status_t POWER_SYS_DoInit ( void )`

This function implementation-specific configuration of power modes.

This function performs the actual implementation-specific initialization based on the provided power mode configurations.

## Returns

Operation status

- `STATUS_SUCCESS`: Operation was successful.
- `STATUS_ERROR`: Operation failed.

Definition at line 141 of file `power_manager_S32K1xx.c`.

14.83.4.3 `status_t POWER_SYS_DoSetMode ( const power_manager_user_config_t *const configPtr )`

This function configures the power mode.

This function performs the actual implementation-specific logic to switch to one of the defined power modes.

## Parameters

<i>configPtr</i>	Pointer to user configuration structure
------------------	---

## Returns

Operation status

- `STATUS_SUCCESS`: Operation was successful.
- `STATUS_ERROR`: Operation failed.

Definition at line 175 of file `power_manager_S32K1xx.c`.

## 14.84 Programmable Delay Block (PDB)

### 14.84.1 Detailed Description

The S32 SDK provides Peripheral Drivers for the Programmable Delay Block (PDB) module of S32 SDK devices.

The PDB is a configurable counter that can generate events (triggers) that can be used by the ADC to start conversions or routed through TRGMUX to other modules in the S32K144.

#### Modules

- [PDB Driver](#)

*Programmable Delay Block Peripheral Driver.*

## 14.85 Qspi\_drv

### 14.85.1 Detailed Description

#### Data Structures

- struct [qspi\\_user\\_config\\_t](#)  
*Driver configuration structure. [More...](#)*
- struct [qspi\\_ahb\\_config\\_t](#)  
*AHB configuration structure. [More...](#)*
- struct [qspi\\_state\\_t](#)  
*Driver internal context structure. [More...](#)*

#### Macros

- #define [QSPI\\_AHB\\_BUFFERS](#) 4  
*Number of AHB buffers in the device.*
- #define [QSPI\\_LUT\\_LOCK\\_KEY](#) 0x5AF05AF0U  
*Key to lock/unlock LUT.*

#### Typedefs

- typedef void(\* [qspi\\_callback\\_t](#)) (uint32\_t instance, void \*param)  
*QuadSPI callback function type.*

#### Enumerations

- enum [qspi\\_lut\\_commands\\_t](#) {  
[QSPI\\_LUT\\_CMD\\_STOP](#) = 0U, [QSPI\\_LUT\\_CMD\\_CMD](#) = 1U, [QSPI\\_LUT\\_CMD\\_ADDR](#) = 2U, [QSPI\\_LUT\\_CMD\\_DUMMY](#) = 3U,  
[QSPI\\_LUT\\_CMD\\_MODE](#) = 4U, [QSPI\\_LUT\\_CMD\\_MODE2](#) = 5U, [QSPI\\_LUT\\_CMD\\_MODE4](#) = 6U, [QSPI\\_LUT\\_CMD\\_READ](#) = 7U,  
[QSPI\\_LUT\\_CMD\\_WRITE](#) = 8U, [QSPI\\_LUT\\_CMD\\_JMP\\_ON\\_CS](#) = 9U, [QSPI\\_LUT\\_CMD\\_ADDR\\_DDR](#) = 10U, [QSPI\\_LUT\\_CMD\\_MODE\\_DDR](#) = 11U,  
[QSPI\\_LUT\\_CMD\\_MODE2\\_DDR](#) = 12U, [QSPI\\_LUT\\_CMD\\_MODE4\\_DDR](#) = 13U, [QSPI\\_LUT\\_CMD\\_READ\\_DDR](#) = 14U, [QSPI\\_LUT\\_CMD\\_WRITE\\_DDR](#) = 15U,  
[QSPI\\_LUT\\_CMD\\_CMD\\_DDR](#) = 17U, [QSPI\\_LUT\\_CMD\\_CADDR](#) = 18U, [QSPI\\_LUT\\_CMD\\_CADDR\\_DDR](#) = 19U }  
*Lut commands Implements : [qspi\\_lut\\_commands\\_t\\_Class](#).*
- enum [qspi\\_lut\\_pads\\_t](#) { [QSPI\\_LUT\\_PADS\\_1](#) = 0U, [QSPI\\_LUT\\_PADS\\_2](#) = 1U, [QSPI\\_LUT\\_PADS\\_4](#) = 2U, [QSPI\\_LUT\\_PADS\\_8](#) = 3U }  
*Lut pad options Implements : [qspi\\_lut\\_pads\\_t\\_Class](#).*
- enum [qspi\\_transfer\\_type\\_t](#) { [QSPI\\_TRANSFER\\_TYPE\\_SYNC](#) = 0U, [QSPI\\_TRANSFER\\_TYPE\\_ASYNC\\_INT](#) = 1U, [QSPI\\_TRANSFER\\_TYPE\\_ASYNC\\_DMA](#) = 2U }  
*Driver type Implements : [qspi\\_transfer\\_type\\_t\\_Class](#).*
- enum [qspi\\_read\\_mode\\_t](#) { [QSPI\\_READ\\_MODE\\_INTERNAL\\_SAMPLING](#) = 0U, [QSPI\\_READ\\_MODE\\_INTERNAL\\_DQS](#) = 1U, [QSPI\\_READ\\_MODE\\_EXTERNAL\\_DQS](#) = 2U }  
*Read mode Implements : [qspi\\_read\\_mode\\_t\\_Class](#).*
- enum [qspi\\_endianness\\_t](#) { [QSPI\\_END\\_64BIT\\_BE](#) = 0U, [QSPI\\_END\\_32BIT\\_LE](#) = 1U, [QSPI\\_END\\_32BIT\\_BE](#) = 2U, [QSPI\\_END\\_64BIT\\_LE](#) = 3U }  
*Endianness options Implements : [qspi\\_endianness\\_t\\_Class](#).*
- enum [qspi\\_clock\\_src\\_t](#) { [QSPI\\_CLK\\_SRC\\_PLL\\_DIV1](#) = 0U, [QSPI\\_CLK\\_SRC\\_FIRC\\_DIV1](#) = 1U }  
*Source of QuadSPI internal reference clock Implements : [qspi\\_clock\\_src\\_t\\_Class](#).*

- enum `qspi_date_rate_t` { `QSPI_DATE_RATE_SDR` = 0U, `QSPI_DATE_RATE_DDR` = 1U }  
*Clock phase used for sampling Rx data Implements : `qspi_date_rate_t` Class.*
- enum `qspi_flash_side_t` { `QSPI_FLASH_SIDE_A` = 0U, `QSPI_FLASH_SIDE_B` = 1U }  
*External flash connection options (side A/B) Implements : `qspi_flash_side_t` Class.*
- enum `qspi_sample_delay_t` { `QSPI_SAMPLE_DELAY_1` = 0U, `QSPI_SAMPLE_DELAY_2` = 1U }  
*Delay used for sampling Rx data Implements : `qspi_sample_delay_t` Class.*
- enum `qspi_sample_phase_t` { `QSPI_SAMPLE_PHASE_NON_INVERTED` = 0U, `QSPI_SAMPLE_PHASE_INVERTED` = 1U }  
*Clock phase used for sampling Rx data Implements : `qspi_sample_phase_t` Class.*

## Variables

- `QuadSPI_Type` \*const `g_qspiBase` []  
*Table of base addresses for QuadSPI instances.*

## QuadSPI Driver

- `status_t` `QSPI_DRV_Init` (`uint32_t` instance, const `qspi_user_config_t` \*userConfigPtr, `qspi_state_t` \*state)  
*Initializes the qspi driver.*
- `status_t` `QSPI_DRV_Deinit` (`uint32_t` instance)  
*De-initialize the qspi driver.*
- `status_t` `QSPI_DRV_GetDefaultConfig` (`qspi_user_config_t` \*userConfigPtr)  
*Returns default configuration structure for QuadSPI.*
- `status_t` `QSPI_DRV_AhbSetup` (`uint32_t` instance, const `qspi_ahb_config_t` \*config)  
*Sets up AHB accesses to the serial flash.*
- static void `QSPI_DRV_SetLut` (`uint32_t` instance, `uint8_t` lut, `qspi_lut_commands_t` instr0, `qspi_lut_pads_t` pad0, `uint8_t` oprnd0, `qspi_lut_commands_t` instr1, `qspi_lut_pads_t` pad1, `uint8_t` oprnd1)  
*Configures LUT commands.*
- static void `QSPI_DRV_LockLut` (`uint32_t` instance)  
*Locks LUT table.*
- static void `QSPI_DRV_UnlockLut` (`uint32_t` instance)  
*Unlocks LUT table.*
- static void `QSPI_DRV_ClearIpSeqPointer` (`uint32_t` instance)  
*Clears IP sequence pointer.*
- static void `QSPI_DRV_ClearAHBSeqPointer` (`uint32_t` instance)  
*Clears AHB sequence pointer.*
- static void `QSPI_DRV_SetAhbSeqId` (`uint32_t` instance, `uint8_t` seqID)  
*Sets sequence ID for AHB operations.*
- `status_t` `QSPI_DRV_IpCommand` (`uint32_t` instance, `uint8_t` lut, `uint32_t` timeout)  
*Launches a simple IP command.*
- `status_t` `QSPI_DRV_IpRead` (`uint32_t` instance, `uint8_t` lut, `uint32_t` addr, `uint8_t` \*dataRead, const `uint8_t` \*dataCmp, `uint32_t` size, `qspi_transfer_type_t` transferType, `uint32_t` timeout)  
*Launches an IP read command.*
- `status_t` `QSPI_DRV_IpWrite` (`uint32_t` instance, `uint8_t` lut, `uint32_t` addr, `uint8_t` \*data, `uint32_t` size, `qspi_transfer_type_t` transferType, `uint32_t` timeout)  
*Launches an IP write command.*
- `status_t` `QSPI_DRV_IpErase` (`uint32_t` instance, `uint8_t` lut, `uint32_t` addr)  
*Launches an IP erase command.*
- `status_t` `QSPI_DRV_IpGetStatus` (`uint32_t` instance)  
*Checks the status of the currently running IP command.*

## 14.85.2 Data Structure Documentation

### 14.85.2.1 struct qspi\_user\_config\_t

Driver configuration structure.

This structure is used to provide configuration parameters for the qspi driver at initialization time. Implements : qspi\_user\_config\_t\_Class

Definition at line 175 of file quadspi\_driver.h.

#### Data Fields

- [qspi\\_data\\_rate\\_t dataRate](#)
- bool [dmaSupport](#)
- [uint8\\_t dmaChannel](#)
- [qspi\\_callback\\_t callback](#)
- void \* [callbackParam](#)
- [qspi\\_read\\_mode\\_t readMode](#)
- [qspi\\_flash\\_side\\_t side](#)
- [uint32\\_t memSize](#)
- [uint8\\_t csHoldTime](#)
- [uint8\\_t csSetupTime](#)
- [uint8\\_t columnAddr](#)
- bool [wordAddressable](#)
- [qspi\\_sample\\_delay\\_t sampleDelay](#)
- [qspi\\_sample\\_phase\\_t clockPhase](#)
- [qspi\\_endianness\\_t endianness](#)
- [qspi\\_clock\\_src\\_t clock\\_src](#)
- [uint8\\_t io2IdleValue](#)
- [uint8\\_t io3IdleValue](#)

#### Field Documentation

##### 14.85.2.1.1 qspi\_callback\_t callback

User callback for reporting asynchronous events

Definition at line 180 of file quadspi\_driver.h.

##### 14.85.2.1.2 void\* callbackParam

Parameter for user callback

Definition at line 181 of file quadspi\_driver.h.

##### 14.85.2.1.3 qspi\_clock\_src\_t clock\_src

Clock source for QuadSPI device

Definition at line 192 of file quadspi\_driver.h.

##### 14.85.2.1.4 qspi\_sample\_phase\_t clockPhase

Clock phase used for sampling Rx data

Definition at line 190 of file quadspi\_driver.h.

##### 14.85.2.1.5 uint8\_t columnAddr

Width of the column address, 0 if not used

Definition at line 187 of file quadspi\_driver.h.

**14.85.2.1.6 uint8\_t csHoldTime**

CS hold time, expressed in serial clock cycles

Definition at line 185 of file quadspi\_driver.h.

**14.85.2.1.7 uint8\_t csSetupTime**

CS setup time, expressed in serial clock cycles

Definition at line 186 of file quadspi\_driver.h.

**14.85.2.1.8 qspi\_data\_rate\_t dataRate**

Single/double data rate

Definition at line 177 of file quadspi\_driver.h.

**14.85.2.1.9 uint8\_t dmaChannel**

DMA channel number. Only used if dmaSupport is true

Definition at line 179 of file quadspi\_driver.h.

**14.85.2.1.10 bool dmaSupport**

Enables DMA support in the driver

Definition at line 178 of file quadspi\_driver.h.

**14.85.2.1.11 qspi\_endianness\_t endianness**

Endianness configuration

Definition at line 191 of file quadspi\_driver.h.

**14.85.2.1.12 uint8\_t io2IdleValue**

(0 / 1) Logic level of IO[2] signal when not used

Definition at line 193 of file quadspi\_driver.h.

**14.85.2.1.13 uint8\_t io3IdleValue**

(0 / 1) Logic level of IO[3] signal when not used

Definition at line 194 of file quadspi\_driver.h.

**14.85.2.1.14 uint32\_t memSize**

Size of serial flash

Definition at line 184 of file quadspi\_driver.h.

**14.85.2.1.15 qspi\_read\_mode\_t readMode**

Read mode for incoming data from serial flash

Definition at line 182 of file quadspi\_driver.h.

**14.85.2.1.16 qspi\_sample\_delay\_t sampleDelay**

Delay used for sampling Rx data

Definition at line 189 of file quadspi\_driver.h.

#### 14.85.2.1.17 qspi\_flash\_side\_t side

Side on which the serial flash is connected

Definition at line 183 of file quadspi\_driver.h.

#### 14.85.2.1.18 bool wordAddressable

True if serial flash is word addressable

Definition at line 188 of file quadspi\_driver.h.

#### 14.85.2.2 struct qspi\_ahb\_config\_t

AHB configuration structure.

This structure is used to provide configuration parameters for AHB access to the external flash Implements : [qspi\\_ahb\\_config\\_t\\_Class](#)

Definition at line 204 of file quadspi\_driver.h.

##### Data Fields

- [uint8\\_t masters](#) [[QSPI\\_AHB\\_BUFFERS](#)]
- [uint16\\_t sizes](#) [[QSPI\\_AHB\\_BUFFERS](#)]
- [bool allMasters](#)
- [bool highPriority](#)

##### Field Documentation

#### 14.85.2.2.1 bool allMasters

Indicates that any master may access the last buffer

Definition at line 208 of file quadspi\_driver.h.

#### 14.85.2.2.2 bool highPriority

Indicates that the first buffer has high priority

Definition at line 209 of file quadspi\_driver.h.

#### 14.85.2.2.3 uint8\_t masters[QSPI\_AHB\_BUFFERS]

List of AHB masters assigned to each buffer

Definition at line 206 of file quadspi\_driver.h.

#### 14.85.2.2.4 uint16\_t sizes[QSPI\_AHB\_BUFFERS]

List of buffer sizes

Definition at line 207 of file quadspi\_driver.h.

#### 14.85.2.3 struct qspi\_state\_t

Driver internal context structure.

This structure is used by the driver for its internal logic. It must be provided by the application through the [QSPI\\_DRV\\_Init\(\)](#) function, then it cannot be freed until the driver is de-initialized using [QSPI\\_DRV\\_Deinit\(\)](#). The application should make no assumptions about the content of this structure.

Definition at line 221 of file quadspi\_driver.h.

### 14.85.3 Macro Definition Documentation

#### 14.85.3.1 #define QSPI\_AHB\_BUFFERS 4

Number of AHB buffers in the device.

Definition at line 37 of file quadspi\_driver.h.

#### 14.85.3.2 #define QSPI\_LUT\_LOCK\_KEY 0x5AF05AF0U

Key to lock/unlock LUT.

Definition at line 41 of file quadspi\_driver.h.

### 14.85.4 Typedef Documentation

#### 14.85.4.1 typedef void(\* qspi\_callback\_t) (uint32\_t instance, void \*param)

QuadSPI callback function type.

Definition at line 166 of file quadspi\_driver.h.

### 14.85.5 Enumeration Type Documentation

#### 14.85.5.1 enum qspi\_clock\_src\_t

Source of QuadSPI internal reference clock Implements : qspi\_clock\_src\_t\_Class.

#### Enumerator

**QSPI\_CLK\_SRC\_PLL\_DIV1** PLL\_DIV1 is clock source of QuadSPI internal reference clock

**QSPI\_CLK\_SRC\_FIRC\_DIV1** FIRC\_DIV1 is clock source of QuadSPI internal reference clock

Definition at line 116 of file quadspi\_driver.h.

#### 14.85.5.2 enum qspi\_date\_rate\_t

Clock phase used for sampling Rx data Implements : qspi\_date\_rate\_t\_Class.

#### Enumerator

**QSPI\_DATE\_RATE\_SDR** Single data rate

**QSPI\_DATE\_RATE\_DDR** Double data rate

Definition at line 125 of file quadspi\_driver.h.

#### 14.85.5.3 enum qspi\_endianness\_t

Endianness options Implements : qspi\_endianness\_t\_Class.

#### Enumerator

**QSPI\_END\_64BIT\_BE** 64-bit, Big Endian

**QSPI\_END\_32BIT\_LE** 32-bit, Little Endian

**QSPI\_END\_32BIT\_BE** 32-bit, Big Endian

**QSPI\_END\_64BIT\_LE** 64-bit, Little Endian

Definition at line 105 of file quadspi\_driver.h.

## 14.85.5.4 enum qspi\_flash\_side\_t

External flash connection options (side A/B) Implements : qspi\_flash\_side\_t\_Class.

## Enumerator

- QSPI\_FLASH\_SIDE\_A** Serial flash connected to A-side
- QSPI\_FLASH\_SIDE\_B** Serial flash connected to B-side

Definition at line 135 of file quadspi\_driver.h.

## 14.85.5.5 enum qspi\_lut\_commands\_t

Lut commands Implements : qspi\_lut\_commands\_t\_Class.

## Enumerator

- QSPI\_LUT\_CMD\_STOP** End of sequence
- QSPI\_LUT\_CMD\_CMD** Command
- QSPI\_LUT\_CMD\_ADDR** Address
- QSPI\_LUT\_CMD\_DUMMY** Dummy cycles
- QSPI\_LUT\_CMD\_MODE** 8-bit mode
- QSPI\_LUT\_CMD\_MODE2** 2-bit mode
- QSPI\_LUT\_CMD\_MODE4** 4-bit mode
- QSPI\_LUT\_CMD\_READ** Read data
- QSPI\_LUT\_CMD\_WRITE** Write data
- QSPI\_LUT\_CMD\_JMP\_ON\_CS** Jump on chip select deassert
- QSPI\_LUT\_CMD\_ADDR\_DDR** Address - DDR mode
- QSPI\_LUT\_CMD\_MODE\_DDR** 8-bit mode - DDR mode
- QSPI\_LUT\_CMD\_MODE2\_DDR** 2-bit mode - DDR mode
- QSPI\_LUT\_CMD\_MODE4\_DDR** 4-bit mode - DDR mode
- QSPI\_LUT\_CMD\_READ\_DDR** Read data - DDR mode
- QSPI\_LUT\_CMD\_WRITE\_DDR** Write data - DDR mode
- QSPI\_LUT\_CMD\_CMD\_DDR** Command - DDR mode
- QSPI\_LUT\_CMD\_CADDR** Column address
- QSPI\_LUT\_CMD\_CADDR\_DDR** Column address - DDR mode

Definition at line 46 of file quadspi\_driver.h.

## 14.85.5.6 enum qspi\_lut\_pads\_t

Lut pad options Implements : qspi\_lut\_pads\_t\_Class.

## Enumerator

- QSPI\_LUT\_PADS\_1** 1 Pad
- QSPI\_LUT\_PADS\_2** 2 Pads
- QSPI\_LUT\_PADS\_4** 4 Pads
- QSPI\_LUT\_PADS\_8** 8 Pads

Definition at line 72 of file quadspi\_driver.h.

14.85.5.7 enum `qspi_read_mode_t`

Read mode Implements : `qspi_read_mode_t_Class`.

## Enumerator

**`QSPI_READ_MODE_INTERNAL_SAMPLING`** Sample on internal reference clock edge

**`QSPI_READ_MODE_INTERNAL_DQS`** Use internally generated strobe signal

**`QSPI_READ_MODE_EXTERNAL_DQS`** Use external strobe signal

Definition at line 94 of file `quadspi_driver.h`.

14.85.5.8 enum `qspi_sample_delay_t`

Delay used for sampling Rx data Implements : `qspi_sample_delay_t_Class`.

## Enumerator

**`QSPI_SAMPLE_DELAY_1`** One clock cycle delay

**`QSPI_SAMPLE_DELAY_2`** Two clock cycles delay

Definition at line 145 of file `quadspi_driver.h`.

14.85.5.9 enum `qspi_sample_phase_t`

Clock phase used for sampling Rx data Implements : `qspi_sample_phase_t_Class`.

## Enumerator

**`QSPI_SAMPLE_PHASE_NON_INVERTED`** Sampling at non-inverted clock

**`QSPI_SAMPLE_PHASE_INVERTED`** Sampling at inverted clock

Definition at line 154 of file `quadspi_driver.h`.

14.85.5.10 enum `qspi_transfer_type_t`

Driver type Implements : `qspi_transfer_type_t_Class`.

## Enumerator

**`QSPI_TRANSFER_TYPE_SYNC`** Synchronous transfer using polling

**`QSPI_TRANSFER_TYPE_ASYNC_INT`** Interrupt-based asynchronous transfer

**`QSPI_TRANSFER_TYPE_ASYNC_DMA`** DMA-based asynchronous transfer

Definition at line 83 of file `quadspi_driver.h`.

## 14.85.6 Function Documentation

14.85.6.1 `status_t QSPI_DRV_AhbSetup ( uint32_t instance, const qspi_ahb_config_t * config )`

Sets up AHB accesses to the serial flash.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>config</i>	AHB configuration structure

**Returns**

Error or success status returned by API

Definition at line 593 of file quadspi\_driver.c.

14.85.6.2 `static void QSPI_DRV_ClearAHBSeqPointer ( uint32_t instance ) [inline],[static]`

Clears AHB sequence pointer.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number Implements : QSPI_DRV_ClearAHBSeqPointer_↔ Activity
-----------------	---

Definition at line 407 of file quadspi\_driver.h.

14.85.6.3 `static void QSPI_DRV_ClearIpSeqPointer ( uint32_t instance ) [inline],[static]`

Clears IP sequence pointer.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number Implements : QSPI_DRV_ClearIpSeqPointer_Activity
-----------------	---

Definition at line 391 of file quadspi\_driver.h.

14.85.6.4 `status_t QSPI_DRV_Deinit ( uint32_t instance )`

De-initialize the qspi driver.

This function de-initializes the qspi driver. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

**Returns**

Error or success status returned by API

Definition at line 567 of file quadspi\_driver.c.

14.85.6.5 `status_t QSPI_DRV_GetDefaultConfig ( qspi_user_config_t * userConfigPtr )`

Returns default configuration structure for QuadSPI.

**Parameters**

<i>userConfigPtr</i>	Pointer to the qspi user configuration structure.
----------------------	---

**Returns**

Always returns STATUS\_SUCCESS

Definition at line 874 of file quadspi\_driver.c.

14.85.6.6 `status_t QSPI_DRV_Init ( uint32_t instance, const qspi_user_config_t * userConfigPtr, qspi_state_t * state )`

Initializes the qspi driver.

This function initializes the qspi driver and prepares it for operation.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>userConfigPtr</i>	Pointer to the qspi user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>master</i>	Pointer to the qspi context structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized using <a href="#">QSPI_DRV_Deinit()</a> .

**Returns**

Error or success status returned by API

Definition at line 482 of file quadspi\_driver.c.

14.85.6.7 `status_t QSPI_DRV_IpCommand ( uint32_t instance, uint8_t lut, uint32_t timeout )`

Launches a simple IP command.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>lut</i>	Index of LUT register
<i>timeout</i>	timeout for the transfer in milliseconds

**Returns**

Error or success status returned by API

Definition at line 616 of file quadspi\_driver.c.

14.85.6.8 `status_t QSPI_DRV_IpErase ( uint32_t instance, uint8_t lut, uint32_t addr )`

Launches an IP erase command.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
<i>lut</i>	Index of LUT register
<i>addr</i>	Start address of erased sector

**Returns**

Error or success status returned by API

Definition at line 822 of file quadspi\_driver.c.

14.85.6.9 `status_t QSPI_DRV_IpGetStatus ( uint32_t instance )`

Checks the status of the currently running IP command.

**Parameters**

<i>instance</i>	QuadSPI peripheral instance number
-----------------	------------------------------------

**Returns**

Error or success status returned by API

Definition at line 851 of file quadspi\_driver.c.

14.85.6.10 `status_t QSPI_DRV_IpRead ( uint32_t instance, uint8_t lut, uint32_t addr, uint8_t * dataRead, const uint8_t * dataCmp, uint32_t size, qspi_transfer_type_t transferType, uint32_t timeout )`

Launches an IP read command.

This function can launch a read command in 3 modes:

- normal read (`dataRead != NULL`): Data is read from serial flash and placed in the buffer
- verify (`dataRead == NULL, dataCmp != NULL`): Data is read from serial flash and compared to the reference buffer
- blank check (`dataRead == NULL, dataCmp == NULL`): Data is read from serial flash and compared to 0xFF  
Only normal read mode can use DMA.

#### Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>lut</i>	Index of LUT register
<i>addr</i>	Start address for read operation in serial flash
<i>dataRead</i>	Buffer where to store read data
<i>dataCmp</i>	Buffer to be compared to read data
<i>size</i>	Size of data buffer
<i>transferType</i>	Type of transfer
<i>timeout</i>	timeout for the transfer in milliseconds; only applies for synchronous transfers

#### Returns

Error or success status returned by API

Definition at line 651 of file `quadspi_driver.c`.

14.85.6.11 `status_t QSPI_DRV_IpWrite ( uint32_t instance, uint8_t lut, uint32_t addr, uint8_t * data, uint32_t size, qspi_transfer_type_t transferType, uint32_t timeout )`

Launches an IP write command.

#### Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>lut</i>	Index of LUT register
<i>addr</i>	Start address for write operation in serial flash
<i>data</i>	Data to be programmed in flash
<i>size</i>	Size of data buffer
<i>transferType</i>	Type of transfer
<i>timeout</i>	timeout for the transfer in milliseconds; only applies for synchronous transfers

#### Returns

Error or success status returned by API

Definition at line 744 of file `quadspi_driver.c`.

14.85.6.12 `static void QSPI_DRV_LockLut ( uint32_t instance ) [inline],[static]`

Locks LUT table.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number Implements : QSPI_DRV_LockLut_Activity
-----------------	---

Definition at line 356 of file quadspi\_driver.h.

14.85.6.13 `static void QSPI_DRV_SetAhbSeqId ( uint32_t instance, uint8_t seqID ) [inline],[static]`

Sets sequence ID for AHB operations.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>seqID</i>	Sequence ID in LUT for read operation Implements : QSPI_DRV_SetAhbSeqId_Activity

Definition at line 424 of file quadspi\_driver.h.

14.85.6.14 `static void QSPI_DRV_SetLut ( uint32_t instance, uint8_t lut, qspi_lut_commands_t instr0, qspi_lut_pads_t pad0, uint8_t oprnd0, qspi_lut_commands_t instr1, qspi_lut_pads_t pad1, uint8_t oprnd1 ) [inline],[static]`

Configures LUT commands.

This function configures a pair of LUT commands in the specified LUT register. LUT sequences start at index multiple of 4 and can have up to 8 commands

## Parameters

<i>instance</i>	QuadSPI peripheral instance number
<i>lut</i>	Index of LUT register
<i>instr0</i>	First instruction
<i>pad0</i>	Number of pads to use for first instruction
<i>oprnd0</i>	Operand for first instruction
<i>instr1</i>	Second instruction
<i>pad1</i>	Number of pads to use for second instruction
<i>oprnd1</i>	Operand for second instruction Implements : QSPI_DRV_SetLut_Activity

Definition at line 327 of file quadspi\_driver.h.

14.85.6.15 `static void QSPI_DRV_UnlockLut ( uint32_t instance ) [inline],[static]`

Unlocks LUT table.

## Parameters

<i>instance</i>	QuadSPI peripheral instance number Implements : QSPI_DRV_UnlockLut_Activity
-----------------	---

Definition at line 374 of file quadspi\_driver.h.

## 14.85.7 Variable Documentation

14.85.7.1 `QuadSPI_Type* const g_qspiBase[]`

Table of base addresses for QuadSPI instances.

## 14.86 Raw API

### 14.86.1 Detailed Description

The raw API is operating on PDU level and it is typically used to gateway PDUs between CAN and LIN.

Usually, a FIFO is used to buffer PDUs in order to handle the different bus speeds.

#### Functions

- void [ld\\_put\\_raw](#) (I\_ifc\_handle iii, const I\_u8 \*const data)  
*Queue the transmission of 8 bytes of data in one frame.*
- void [ld\\_get\\_raw](#) (I\_ifc\_handle iii, I\_u8 \*const data)  
*Copy the oldest received diagnostic frame data to the memory specified by data.*
- I\_u8 [ld\\_raw\\_tx\\_status](#) (I\_ifc\_handle iii)  
*Get the status of the raw frame transmission function.*
- I\_u8 [ld\\_raw\\_rx\\_status](#) (I\_ifc\_handle iii)  
*Get the status of the raw frame receive function.*

### 14.86.2 Function Documentation

#### 14.86.2.1 void ld\_get\_raw ( I\_ifc\_handle iii, I\_u8 \*const data )

Copy the oldest received diagnostic frame data to the memory specified by data.

##### Parameters

in	iii	Interface name
in	data	Buffer for the data to be transmitted

##### Returns

void

Copy the oldest received diagnostic frame data to the memory specified by data. The data returned is received from master request frame for slave node and the slave response frame for master node.

Definition at line 168 of file lin\_commontl\_api.c.

#### 14.86.2.2 void ld\_put\_raw ( I\_ifc\_handle iii, const I\_u8 \*const data )

Queue the transmission of 8 bytes of data in one frame.

##### Parameters

in	iii	Interface name
in	data	Buffer for the data to be transmitted

##### Returns

void

Queue the transmission of 8 bytes of data in one frame The data is sent in the next suitable frame.

Definition at line 134 of file lin\_commontl\_api.c.

#### 14.86.2.3 I\_u8 ld\_raw\_rx\_status ( I\_ifc\_handle iii )

Get the status of the raw frame receive function.

**Parameters**

<i>in</i>	<i>iii</i>	Interface name
-----------	------------	----------------

**Returns**

*l\_u8*

Get the status of the raw frame receive function: LD\_NO\_DATA The receive queue is empty.(For LIN2.1 and above only) LD\_DATA\_AVAILABLE The receive queue contains data that can be read. LD\_RECEIVE\_ERROR LIN protocol errors occurred during the transfer; initialize and redo the transfer.(For LIN2.1 and above only). LD\_TRANSFER\_ERROR: (For LIN2.0 and J2602 only) LIN protocol errors occurred during the transfer; initialize and redo the transfer.

Definition at line 200 of file lin\_commontl\_api.c.

14.86.2.4 *l\_u8 ld\_raw\_tx\_status ( l\_ifc\_handle iii )*

Get the status of the raw frame transmission function.

**Parameters**

<i>in</i>	<i>iii</i>	Interface name
-----------	------------	----------------

**Returns**

*l\_u8*

Get the status of the raw frame transmission function: This function is available for < br / > LD\_QUEUE\_EMPTY : The transmit queue is empty. In case previous calls to < br / > ld\_put\_raw, all frames in the queue have been < br / > transmitted. < br / > LD\_QUEUE\_AVAILABLE: The transmit queue contains entries, but is not full. < br / > (For LIN2.1 and above only). LD\_QUEUE\_FULL : The transmit queue is full and can not accept further < br / > frames. < br / > LD\_TRANSMIT\_ERROR : (For LIN2.1 and above only) LIN protocol errors occurred during the transfer; initialize and redo the transfer. LD\_TRANSFER\_ERROR: (For LIN2.0 and J2602 only) LIN protocol errors occurred during the transfer; initialize and redo the transfer.

Definition at line 185 of file lin\_commontl\_api.c.

## 14.87 Real Time Clock Driver

### 14.87.1 Detailed Description

Real Time Clock Driver Peripheral Driver.

#### Data Structures

- struct [rtc\\_timedate\\_t](#)  
*RTC Time Date structure Implements : [rtc\\_timedate\\_t\\_Class](#). [More...](#)*
- struct [rtc\\_init\\_config\\_t](#)  
*RTC Initialization structure Implements : [rtc\\_init\\_config\\_t\\_Class](#). [More...](#)*
- struct [rtc\\_alarm\\_config\\_t](#)  
*RTC alarm configuration Implements : [rtc\\_alarm\\_config\\_t\\_Class](#). [More...](#)*
- struct [rtc\\_interrupt\\_config\\_t](#)  
*RTC interrupt configuration. It is used to configure interrupt other than Time Alarm and Time Seconds interrupt Implements : [rtc\\_interrupt\\_config\\_t\\_Class](#). [More...](#)*
- struct [rtc\\_seconds\\_int\\_config\\_t](#)  
*RTC Seconds Interrupt Configuration Implements : [rtc\\_seconds\\_int\\_config\\_t\\_Class](#). [More...](#)*
- struct [rtc\\_register\\_lock\\_config\\_t](#)  
*RTC Register Lock Configuration Implements : [rtc\\_register\\_lock\\_config\\_t\\_Class](#). [More...](#)*

#### Macros

- #define [SECONDS\\_IN\\_A\\_DAY](#) (86400UL)
- #define [SECONDS\\_IN\\_A\\_HOUR](#) (3600U)
- #define [SECONDS\\_IN\\_A\\_MIN](#) (60U)
- #define [MINS\\_IN\\_A\\_HOUR](#) (60U)
- #define [HOURS\\_IN\\_A\\_DAY](#) (24U)
- #define [DAYS\\_IN\\_A\\_YEAR](#) (365U)
- #define [DAYS\\_IN\\_A\\_LEAP\\_YEAR](#) (366U)
- #define [YEAR\\_RANGE\\_START](#) (1970U)
- #define [YEAR\\_RANGE\\_END](#) (2099U)

#### Enumerations

- enum [rtc\\_second\\_int\\_cfg\\_t](#) {  
[RTC\\_INT\\_1HZ](#) = 0x00U, [RTC\\_INT\\_2HZ](#) = 0x01U, [RTC\\_INT\\_4HZ](#) = 0x02U, [RTC\\_INT\\_8HZ](#) = 0x03U,  
[RTC\\_INT\\_16HZ](#) = 0x04U, [RTC\\_INT\\_32HZ](#) = 0x05U, [RTC\\_INT\\_64HZ](#) = 0x06U, [RTC\\_INT\\_128HZ](#) = 0x07U }  
*RTC Seconds interrupt configuration Implements : [rtc\\_second\\_int\\_cfg\\_t\\_Class](#).*
- enum [rtc\\_clk\\_out\\_config\\_t](#) { [RTC\\_CLKOUT\\_DISABLED](#) = 0x00U, [RTC\\_CLKOUT\\_SRC\\_TSIC](#) = 0x01U, [RTC\\_CLKOUT\\_SRC\\_32KHZ](#) = 0x02U }  
*RTC CLKOUT pin configuration Implements : [rtc\\_clk\\_out\\_config\\_t\\_Class](#).*
- enum [rtc\\_clk\\_select\\_t](#) { [RTC\\_CLK\\_SRC\\_OSC\\_32KHZ](#) = 0x00U, [RTC\\_CLK\\_SRC\\_LPO\\_1KHZ](#) = 0x01U }  
*RTC clock select Implements : [rtc\\_clk\\_select\\_t\\_Class](#).*
- enum [rtc\\_lock\\_register\\_select\\_t](#) { [RTC\\_LOCK\\_REG\\_LOCK](#) = 0x00U, [RTC\\_STATUS\\_REG\\_LOCK](#) = 0x01U,  
[RTC\\_CTRL\\_REG\\_LOCK](#) = 0x02U, [RTC\\_TCL\\_REG\\_LOCK](#) = 0x03U }  
*RTC register lock Implements : [rtc\\_lock\\_register\\_select\\_t\\_Class](#).*

## Functions

- status\_t [RTC\\_DRV\\_Init](#) (uint32\_t instance, const [rtc\\_init\\_config\\_t](#) \*const rtcUserCfg)
 

*This function initializes the RTC instance with the settings provided by the user via the `rtcUserCfg` parameter. The user must ensure that clock is enabled for the RTC instance used. If the Control register is locked then this method returns `STATUS_ERROR`. In order to clear the CR Lock the user must perform a power-on reset.*
- status\_t [RTC\\_DRV\\_Deinit](#) (uint32\_t instance)
 

*This function deinitializes the RTC instance. If the Control register is locked then this method returns `STATUS_ERROR`.*
- void [RTC\\_DRV\\_GetDefaultConfig](#) ([rtc\\_init\\_config\\_t](#) \*const config)
 

*This function will set the default configuration values into the structure passed as a parameter.*
- status\_t [RTC\\_DRV\\_StartCounter](#) (uint32\_t instance)
 

*Start RTC instance counter. Before calling this function the user should use `RTC_DRV_SetTimeDate` to configure the start time.*
- status\_t [RTC\\_DRV\\_StopCounter](#) (uint32\_t instance)
 

*Disable RTC instance counter.*
- status\_t [RTC\\_DRV\\_GetCurrentTimeDate](#) (uint32\_t instance, [rtc\\_timedate\\_t](#) \*const currentTime)
 

*Get current time and date from RTC instance.*
- status\_t [RTC\\_DRV\\_SetTimeDate](#) (uint32\_t instance, const [rtc\\_timedate\\_t](#) \*const time)
 

*Set time and date for RTC instance. The user must stop the counter before using this function. Otherwise it will return an error.*
- status\_t [RTC\\_DRV\\_ConfigureRegisterLock](#) (uint32\_t instance, const [rtc\\_register\\_lock\\_config\\_t](#) \*const lockConfig)
 

*This method configures register lock for the corresponding RTC instance. Remember that all the registers are unlocked only by software reset or power on reset. (Except for CR that is unlocked only by POR).*
- void [RTC\\_DRV\\_GetRegisterLock](#) (uint32\_t instance, [rtc\\_register\\_lock\\_config\\_t](#) \*const lockConfig)
 

*Get which registers are locked for RTC instance.*
- status\_t [RTC\\_DRV\\_ConfigureTimeCompensation](#) (uint32\_t instance, uint8\_t complInterval, int8\_t compensation)
 

*This method configures time compensation. Data is passed by the `complInterval` and `compensation` parameters. For more details regarding coefficient calculation see the Reference Manual.*
- void [RTC\\_DRV\\_GetTimeCompensation](#) (uint32\_t instance, uint8\_t \*complInterval, int8\_t \*compensation)
 

*This retrieves the time compensation coefficients and saves them on the variables referenced by the parameters.*
- void [RTC\\_DRV\\_ConfigureFaultInt](#) (uint32\_t instance, [rtc\\_interrupt\\_config\\_t](#) \*const intConfig)
 

*This method configures fault interrupts such as:*
- void [RTC\\_DRV\\_ConfigureSecondsInt](#) (uint32\_t instance, [rtc\\_seconds\\_int\\_config\\_t](#) \*const intConfig)
 

*This method configures the Time Seconds Interrupt with the configuration from the `intConfig` parameter.*
- status\_t [RTC\\_DRV\\_ConfigureAlarm](#) (uint32\_t instance, [rtc\\_alarm\\_config\\_t](#) \*const alarmConfig)
 

*This method configures the alarm with the configuration from the `alarmConfig` parameter.*
- void [RTC\\_DRV\\_GetAlarmConfig](#) (uint32\_t instance, [rtc\\_alarm\\_config\\_t](#) \*alarmConfig)
 

*Get alarm configuration for RTC instance.*
- bool [RTC\\_DRV\\_IsAlarmPending](#) (uint32\_t instance)
 

*Check if alarm is pending.*
- void [RTC\\_DRV\\_ConvertSecondsToTimeDate](#) (const uint32\_t \*seconds, [rtc\\_timedate\\_t](#) \*const timeDate)
 

*Convert seconds to `rtc_timedate_t` structure.*
- void [RTC\\_DRV\\_ConvertTimeDateToSeconds](#) (const [rtc\\_timedate\\_t](#) \*const timeDate, uint32\_t \*const seconds)
 

*Convert seconds to `rtc_timedate_t` structure.*
- bool [RTC\\_DRV\\_IsYearLeap](#) (uint16\_t year)
 

*Check if the current year is leap.*
- bool [RTC\\_DRV\\_IsTimeDateCorrectFormat](#) (const [rtc\\_timedate\\_t](#) \*const timeDate)
 

*Check if the date time struct is configured properly.*
- status\_t [RTC\\_DRV\\_GetNextAlarmTime](#) (uint32\_t instance, [rtc\\_timedate\\_t](#) \*const alarmTime)

*Gets the next alarm time.*

- void [RTC\\_DRV\\_IRQHandler](#) (uint32\_t instance)

*This method is the API's Interrupt handler for generic and alarm IRQ. It will handle the alarm repetition and calls the user callbacks if they are not NULL.*

- void [RTC\\_DRV\\_SecondsIRQHandler](#) (uint32\_t instance)

*This method is the API's Interrupt handler for RTC Second interrupt. This ISR will call the user callback if defined.*

## 14.87.2 Data Structure Documentation

### 14.87.2.1 struct rtc\_timedate\_t

RTC Time Date structure Implements : [rtc\\_timedate\\_t\\_Class](#).

Definition at line 99 of file [rtc\\_driver.h](#).

#### Data Fields

- [uint16\\_t year](#)
- [uint16\\_t month](#)
- [uint16\\_t day](#)
- [uint16\\_t hour](#)
- [uint16\\_t minutes](#)
- [uint8\\_t seconds](#)

#### Field Documentation

##### 14.87.2.1.1 uint16\_t day

Day

Definition at line 103 of file [rtc\\_driver.h](#).

##### 14.87.2.1.2 uint16\_t hour

Hour

Definition at line 104 of file [rtc\\_driver.h](#).

##### 14.87.2.1.3 uint16\_t minutes

Minutes

Definition at line 105 of file [rtc\\_driver.h](#).

##### 14.87.2.1.4 uint16\_t month

Month

Definition at line 102 of file [rtc\\_driver.h](#).

##### 14.87.2.1.5 uint8\_t seconds

Seconds

Definition at line 106 of file [rtc\\_driver.h](#).

##### 14.87.2.1.6 uint16\_t year

Year

Definition at line 101 of file [rtc\\_driver.h](#).

### 14.87.2.2 struct rtc\_init\_config\_t

RTC Initialization structure Implements : [rtc\\_init\\_config\\_t\\_Class](#).

Definition at line 113 of file [rtc\\_driver.h](#).

#### Data Fields

- [uint8\\_t compensationInterval](#)
- [int8\\_t compensation](#)
- [rtc\\_clk\\_select\\_t clockSelect](#)
- [rtc\\_clk\\_out\\_config\\_t clockOutConfig](#)
- [bool updateEnable](#)
- [bool nonSupervisorAccessEnable](#)

#### Field Documentation

##### 14.87.2.2.1 rtc\_clk\_out\_config\_t clockOutConfig

RTC Clock Out Source

Definition at line 118 of file [rtc\\_driver.h](#).

##### 14.87.2.2.2 rtc\_clk\_select\_t clockSelect

RTC Clock Select

Definition at line 117 of file [rtc\\_driver.h](#).

##### 14.87.2.2.3 int8\_t compensation

Compensation Value

Definition at line 116 of file [rtc\\_driver.h](#).

##### 14.87.2.2.4 uint8\_t compensationInterval

Compensation Interval

Definition at line 115 of file [rtc\\_driver.h](#).

##### 14.87.2.2.5 bool nonSupervisorAccessEnable

Enable writes to the registers in non Supervisor Mode

Definition at line 120 of file [rtc\\_driver.h](#).

##### 14.87.2.2.6 bool updateEnable

Enable changing the Time Counter Enable bit even if the Status register is locked

Definition at line 119 of file [rtc\\_driver.h](#).

### 14.87.2.3 struct rtc\_alarm\_config\_t

RTC alarm configuration Implements : [rtc\\_alarm\\_config\\_t\\_Class](#).

Definition at line 127 of file [rtc\\_driver.h](#).

#### Data Fields

- [rtc\\_timedate\\_t alarmTime](#)
- [uint32\\_t repetitionInterval](#)
- [uint32\\_t numberOfRepeats](#)
- [bool repeatForever](#)

- bool [alarmIntEnable](#)
- void(\* [alarmCallback](#) )(void \*callbackParam)
- void \* [callbackParams](#)

#### Field Documentation

##### 14.87.2.3.1 void(\* alarmCallback) (void \*callbackParam)

Pointer to the user callback method.

Definition at line 134 of file rtc\_driver.h.

##### 14.87.2.3.2 bool alarmIntEnable

Enable alarm interrupt

Definition at line 133 of file rtc\_driver.h.

##### 14.87.2.3.3 rtc\_timedate\_t alarmTime

Alarm time

Definition at line 129 of file rtc\_driver.h.

##### 14.87.2.3.4 void\* callbackParams

Pointer to the callback parameters.

Definition at line 135 of file rtc\_driver.h.

##### 14.87.2.3.5 uint32\_t numberOfRepeats

Number of alarm repeats

Definition at line 131 of file rtc\_driver.h.

##### 14.87.2.3.6 bool repeatForever

Repeat forever if set, discard number of repeats

Definition at line 132 of file rtc\_driver.h.

##### 14.87.2.3.7 uint32\_t repetitionInterval

Interval of repetition in sec

Definition at line 130 of file rtc\_driver.h.

##### 14.87.2.4 struct rtc\_interrupt\_config\_t

RTC interrupt configuration. It is used to configure interrupt other than Time Alarm and Time Seconds interrupt  
Implements : `rtc_interrupt_config_t_Class`.

Definition at line 143 of file rtc\_driver.h.

#### Data Fields

- bool [overflowIntEnable](#)
- bool [timeInvalidIntEnable](#)
- void(\* [rtcCallback](#) )(void \*callbackParam)
- void \* [callbackParams](#)

#### Field Documentation

#### 14.87.2.4.1 void\* callbackParams

Pointer to the callback parameters.

Definition at line 148 of file rtc\_driver.h.

#### 14.87.2.4.2 bool overflowIntEnable

Enable Time Overflow Interrupt

Definition at line 145 of file rtc\_driver.h.

#### 14.87.2.4.3 void(\* rtcCallback) (void \*callbackParam)

Pointer to the user callback method.

Definition at line 147 of file rtc\_driver.h.

#### 14.87.2.4.4 bool timeInvalidIntEnable

Enable Time Invalid Interrupt

Definition at line 146 of file rtc\_driver.h.

#### 14.87.2.5 struct rtc\_seconds\_int\_config\_t

RTC Seconds Interrupt Configuration Implements : rtc\_seconds\_int\_config\_t\_Class.

Definition at line 155 of file rtc\_driver.h.

##### Data Fields

- [rtc\\_second\\_int\\_cfg\\_t secondIntConfig](#)
- bool [secondIntEnable](#)
- void(\* [rtcSecondsCallback](#) )(void \*callbackParam)
- void \* [secondsCallbackParams](#)

##### Field Documentation

#### 14.87.2.5.1 void(\* rtcSecondsCallback) (void \*callbackParam)

Pointer to the user callback method.

Definition at line 159 of file rtc\_driver.h.

#### 14.87.2.5.2 rtc\_second\_int\_cfg\_t secondIntConfig

Seconds Interrupt frequency

Definition at line 157 of file rtc\_driver.h.

#### 14.87.2.5.3 bool secondIntEnable

Seconds Interrupt enable

Definition at line 158 of file rtc\_driver.h.

#### 14.87.2.5.4 void\* secondsCallbackParams

Pointer to the callback parameters.

Definition at line 160 of file rtc\_driver.h.

#### 14.87.2.6 struct rtc\_register\_lock\_config\_t

RTC Register Lock Configuration Implements : rtc\_register\_lock\_config\_t\_Class.

Definition at line 167 of file rtc\_driver.h.

#### Data Fields

- bool [lockRegisterLock](#)
- bool [statusRegisterLock](#)
- bool [controlRegisterLock](#)
- bool [timeCompensationRegisterLock](#)

#### Field Documentation

##### 14.87.2.6.1 bool controlRegisterLock

Lock state of the Control Register

Definition at line 171 of file rtc\_driver.h.

##### 14.87.2.6.2 bool lockRegisterLock

Lock state of the Lock Register

Definition at line 169 of file rtc\_driver.h.

##### 14.87.2.6.3 bool statusRegisterLock

Lock state of the Status Register

Definition at line 170 of file rtc\_driver.h.

##### 14.87.2.6.4 bool timeCompensationRegisterLock

Lock state of the Time Compensation Register

Definition at line 172 of file rtc\_driver.h.

#### 14.87.3 Macro Definition Documentation

##### 14.87.3.1 #define DAYS\_IN\_A\_LEAP\_YEAR (366U)

Definition at line 42 of file rtc\_driver.h.

##### 14.87.3.2 #define DAYS\_IN\_A\_YEAR (365U)

Definition at line 41 of file rtc\_driver.h.

##### 14.87.3.3 #define HOURS\_IN\_A\_DAY (24U)

Definition at line 40 of file rtc\_driver.h.

##### 14.87.3.4 #define MINS\_IN\_A\_HOUR (60U)

Definition at line 39 of file rtc\_driver.h.

##### 14.87.3.5 #define SECONDS\_IN\_A\_DAY (86400UL)

Definition at line 36 of file rtc\_driver.h.

##### 14.87.3.6 #define SECONDS\_IN\_A\_HOUR (3600U)

Definition at line 37 of file rtc\_driver.h.

#### 14.87.3.7 #define SECONDS\_IN\_A\_MIN (60U)

Definition at line 38 of file rtc\_driver.h.

#### 14.87.3.8 #define YEAR\_RANGE\_END (2099U)

Definition at line 44 of file rtc\_driver.h.

#### 14.87.3.9 #define YEAR\_RANGE\_START (1970U)

Definition at line 43 of file rtc\_driver.h.

### 14.87.4 Enumeration Type Documentation

#### 14.87.4.1 enum rtc\_clk\_out\_config\_t

RTC CLKOUT pin configuration Implements : rtc\_clk\_out\_config\_t\_Class.

##### Enumerator

- RTC\_CLKOUT\_DISABLED** Clock out pin is disabled
- RTC\_CLKOUT\_SRC\_TSIC** Output on RTC\_CLKOUT as configured on Time seconds interrupt
- RTC\_CLKOUT\_SRC\_32KHZ** Output on RTC\_CLKOUT of the 32KHz clock

Definition at line 66 of file rtc\_driver.h.

#### 14.87.4.2 enum rtc\_clk\_select\_t

RTC clock select Implements : rtc\_clk\_select\_t\_Class.

##### Enumerator

- RTC\_CLK\_SRC\_OSC\_32KHZ** RTC Prescaler increments using 32 KHz crystal
- RTC\_CLK\_SRC\_LPO\_1KHZ** RTC Prescaler increments using 1KHz LPO

Definition at line 77 of file rtc\_driver.h.

#### 14.87.4.3 enum rtc\_lock\_register\_select\_t

RTC register lock Implements : rtc\_lock\_register\_select\_t\_Class.

##### Enumerator

- RTC\_LOCK\_REG\_LOCK** RTC Lock Register lock
- RTC\_STATUS\_REG\_LOCK** RTC Status Register lock
- RTC\_CTRL\_REG\_LOCK** RTC Control Register lock
- RTC\_TCL\_REG\_LOCK** RTC Time Compensation Reg lock

Definition at line 87 of file rtc\_driver.h.

#### 14.87.4.4 enum rtc\_second\_int\_cfg\_t

RTC Seconds interrupt configuration Implements : rtc\_second\_int\_cfg\_t\_Class.

##### Enumerator

- RTC\_INT\_1HZ** RTC seconds interrupt occurs at 1 Hz
- RTC\_INT\_2HZ** RTC seconds interrupt occurs at 2 Hz

***RTC\_INT\_4HZ*** RTC seconds interrupt occurs at 4 Hz  
***RTC\_INT\_8HZ*** RTC seconds interrupt occurs at 8 Hz  
***RTC\_INT\_16HZ*** RTC seconds interrupt occurs at 16 Hz  
***RTC\_INT\_32HZ*** RTC seconds interrupt occurs at 32 Hz  
***RTC\_INT\_64HZ*** RTC seconds interrupt occurs at 64 Hz  
***RTC\_INT\_128HZ*** RTC seconds interrupt occurs at 128 Hz

Definition at line 50 of file rtc\_driver.h.

#### 14.87.5 Function Documentation

14.87.5.1 `status_t RTC_DRV_ConfigureAlarm ( uint32_t instance, rtc_alarm_config_t *const alarmConfig )`

This method configures the alarm with the configuration from the alarmConfig parameter.

##### Parameters

in	<i>instance</i>	The number of the RTC instance used
in	<i>alarmConfig</i>	Pointer to the structure which holds the alarm configuration

##### Returns

STATUS\_SUCCESS if the configuration is successful or STATUS\_ERROR if the alarm time is invalid.

Definition at line 927 of file rtc\_driver.c.

14.87.5.2 `void RTC_DRV_ConfigureFaultInt ( uint32_t instance, rtc_interrupt_config_t *const intConfig )`

This method configures fault interrupts such as:

- Time Overflow Interrupt
- Time Invalid Interrupt with the user provided configuration struct intConfig.

##### Parameters

in	<i>instance</i>	The number of the RTC instance used
in	<i>intConfig</i>	Pointer to the structure which holds the configuration

##### Returns

None

Definition at line 870 of file rtc\_driver.c.

14.87.5.3 `status_t RTC_DRV_ConfigureRegisterLock ( uint32_t instance, const rtc_register_lock_config_t *const lockConfig )`

This method configures register lock for the corresponding RTC instance. Remember that all the registers are unlocked only by software reset or power on reset. (Except for CR that is unlocked only by POR).

##### Parameters

in	<i>instance</i>	The number of the RTC instance used
in	<i>lockConfig</i>	Pointer to the lock configuration structure

**Returns**

STATUS\_SUCCESS if the operation was successful, STATUS\_ERROR if the Lock Register is locked.

Definition at line 426 of file rtc\_driver.c.

14.87.5.4 void RTC\_DRV\_ConfigureSecondsInt ( uint32\_t *instance*, rtc\_seconds\_int\_config\_t \*const *intConfig* )

This method configures the Time Seconds Interrupt with the configuration from the intConfig parameter.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
in	<i>intConfig</i>	Pointer to the structure which holds the configuration

**Returns**

None

Definition at line 897 of file rtc\_driver.c.

14.87.5.5 status\_t RTC\_DRV\_ConfigureTimeCompensation ( uint32\_t *instance*, uint8\_t *complInterval*, int8\_t *compensation* )

This method configures time compensation. Data is passed by the complInterval and compensation parameters. For more details regarding coefficient calculation see the Reference Manual.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
in	<i>complInterval</i>	Compensation interval
in	<i>compensation</i>	Compensation value

**Returns**

STATUS\_SUCCESS if the operation was successful, STATUS\_ERROR if the TC Register is locked.

Definition at line 501 of file rtc\_driver.c.

14.87.5.6 void RTC\_DRV\_ConvertSecondsToTimeDate ( const uint32\_t \* *seconds*, rtc\_timedate\_t \*const *timeDate* )

Convert seconds to [rtc\\_timedate\\_t](#) structure.

**Parameters**

in	<i>seconds</i>	Pointer to the seconds
out	<i>timeDate</i>	Pointer to the structure in which to store the result

**Returns**

None

Definition at line 551 of file rtc\_driver.c.

14.87.5.7 void RTC\_DRV\_ConvertTimeDateToSeconds ( const rtc\_timedate\_t \*const *timeDate*, uint32\_t \*const *seconds* )

Convert seconds to [rtc\\_timedate\\_t](#) structure.

**Parameters**

in	<i>timeDate</i>	Pointer to the source struct
out	<i>seconds</i>	Pointer to the variable in which to store the result

**Returns**

None

Definition at line 645 of file rtc\_driver.c.

**14.87.5.8 status\_t RTC\_DRV\_Deinit ( uint32\_t instance )**

This function deinitializes the RTC instance. If the Control register is locked then this method returns STATUS\_ERROR.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
----	-----------------	-------------------------------------

**Returns**

STATUS\_SUCCESS if the operation was successful or STATUS\_ERROR if Control register is locked.

Definition at line 159 of file rtc\_driver.c.

**14.87.5.9 void RTC\_DRV\_GetAlarmConfig ( uint32\_t instance, rtc\_alarm\_config\_t \* alarmConfig )**

Get alarm configuration for RTC instance.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
out	<i>alarmConfig</i>	Pointer to the structure in which to store the alarm configuration

**Returns**

None

Definition at line 981 of file rtc\_driver.c.

**14.87.5.10 status\_t RTC\_DRV\_GetCurrentTimeDate ( uint32\_t instance, rtc\_timedate\_t \*const currentTime )**

Get current time and date from RTC instance.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
out	<i>currentTime</i>	Pointer to the variable in which to store the result

**Returns**

STATUS\_SUCCESS if the operation was successful, STATUS\_ERROR if there was a problem.

Definition at line 328 of file rtc\_driver.c.

**14.87.5.11 void RTC\_DRV\_GetDefaultConfig ( rtc\_init\_config\_t \*const config )**

This function will set the default configuration values into the structure passed as a parameter.

**Parameters**

out	<i>config</i>	Pointer to the structure in which the configuration will be saved.
-----	---------------	--

**Returns**

None

Definition at line 195 of file rtc\_driver.c.

14.87.5.12 `status_t RTC_DRV_GetNextAlarmTime ( uint32_t instance, rtc_timedate_t *const alarmTime )`

Gets the next alarm time.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
out	<i>alarmTime</i>	Pointer to the variable in which to store the data

**Returns**

STATUS\_SUCCESS if the next alarm time is valid, STATUS\_ERROR if there is no new alarm or alarm configuration specified.

Definition at line 1013 of file rtc\_driver.c.

14.87.5.13 `void RTC_DRV_GetRegisterLock ( uint32_t instance, rtc_register_lock_config_t *const lockConfig )`

Get which registers are locked for RTC instance.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
out	<i>lockConfig</i>	Pointer to the lock configuration structure in which to save the data

**Returns**

None

Definition at line 473 of file rtc\_driver.c.

14.87.5.14 `void RTC_DRV_GetTimeCompensation ( uint32_t instance, uint8_t * complInterval, int8_t * compensation )`

This retrieves the time compensation coefficients and saves them on the variables referenced by the parameters.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
out	<i>complInterval</i>	Pointer to the variable in which to save the compensation interval
out	<i>compensation</i>	Pointer to the variable in which to save the compensation value

**Returns**

None

Definition at line 534 of file rtc\_driver.c.

14.87.5.15 `status_t RTC_DRV_Init ( uint32_t instance, const rtc_init_config_t *const rtcUserCfg )`

This function initializes the RTC instance with the settings provided by the user via the rtcUserCfg parameter. The user must ensure that clock is enabled for the RTC instance used. If the Control register is locked then this method returns STATUS\_ERROR. In order to clear the CR Lock the user must perform a power-on reset.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
in	<i>rtcUserCfg</i>	Pointer to the user's configuration structure

**Returns**

STATUS\_SUCCESS if the operation was successful, STATUS\_ERROR if Control is locked.

Definition at line 100 of file rtc\_driver.c.

**14.87.5.16 void RTC\_DRV\_IRQHandler ( uint32\_t instance )**

This method is the API's Interrupt handler for generic and alarm IRQ. It will handle the alarm repetition and calls the user callbacks if they are not NULL.

**Parameters**

in	<i>instance</i>	RTC instance used
----	-----------------	-------------------

**Returns**

None

Definition at line 773 of file rtc\_driver.c.

**14.87.5.17 bool RTC\_DRV\_IsAlarmPending ( uint32\_t instance )**

Check if alarm is pending.

**Parameters**

in	<i>instance</i>	The number of the RTC instance used
----	-----------------	-------------------------------------

**Returns**

True if the alarm has occurred, false if not

Definition at line 996 of file rtc\_driver.c.

**14.87.5.18 bool RTC\_DRV\_IsTimeDateCorrectFormat ( const rtc\_timedate\_t \*const timeDate )**

Check if the date time struct is configured properly.

**Parameters**

in	<i>timeDate</i>	Structure to check to check
----	-----------------	-----------------------------

**Returns**

True if the time date is in the correct format, false if not

Definition at line 695 of file rtc\_driver.c.

**14.87.5.19 bool RTC\_DRV\_IsYearLeap ( uint16\_t year )**

Check if the current year is leap.

**Parameters**

<i>in</i>	<i>year</i>	Year to check
-----------	-------------	---------------

**Returns**

True if the year is leap, false if not

Definition at line 737 of file rtc\_driver.c.

**14.87.5.20 void RTC\_DRV\_SecondsIRQHandler ( uint32\_t instance )**

This method is the API's Interrupt handler for RTC Second interrupt. This ISR will call the user callback if defined.

**Parameters**

<i>in</i>	<i>instance</i>	RTC instance used
-----------	-----------------	-------------------

**Returns**

None

Definition at line 845 of file rtc\_driver.c.

**14.87.5.21 status\_t RTC\_DRV\_SetTimeDate ( uint32\_t instance, const rtc\_timedate\_t \*const time )**

Set time and date for RTC instance. The user must stop the counter before using this function. Otherwise it will return an error.

**Parameters**

<i>in</i>	<i>instance</i>	The number of the RTC instance used
<i>in</i>	<i>time</i>	Pointer to the variable in which the time is stored

**Returns**

STATUS\_SUCCESS if the operation was successful, STATUS\_ERROR if the time provided was invalid or if the counter was not stopped.

Definition at line 383 of file rtc\_driver.c.

**14.87.5.22 status\_t RTC\_DRV\_StartCounter ( uint32\_t instance )**

Start RTC instance counter. Before calling this function the user should use RTC\_DRV\_SetTimeDate to configure the start time.

**Parameters**

<i>in</i>	<i>instance</i>	The number of the RTC instance used
-----------	-----------------	-------------------------------------

**Returns**

STATUS\_SUCCESS if the operation was successful, STATUS\_ERROR if the counter cannot be enabled or is already enabled.

Definition at line 266 of file rtc\_driver.c.

**14.87.5.23 status\_t RTC\_DRV\_StopCounter ( uint32\_t instance )**

Disable RTC instance counter.

**Parameters**

<code>in</code>	<code>instance</code>	The number of the RTC instance used
-----------------	-----------------------	-------------------------------------

**Returns**

STATUS\_SUCCESS if the operation was successful, STATUS\_ERROR if the counter could not be stopped.

Definition at line 297 of file rtc\_driver.c.

## 14.88 Real Time Clock Driver (RTC)

### 14.88.1 Detailed Description

The S32 SDK provides the Peripheral Driver for the Real Time Clock (RTC) module of S32 SDK devices.

#### Hardware background

The Real Time Clock Module is a independent timer that keeps track of the exact date and time with no software overhead, with low power usage.

Features of the RTC module include:

- 32-bit seconds counter with roll-over protection and 32-bit alarm
- 16-bit prescaler with compensation that can correct errors between 0.12 ppm and 3906 ppm
- Option to increment prescaler using the LPO (prescaler increments by 32 every clock edge)
- Register write protection
- Lock register requires POR or software reset to enable write access
- Configurable 1, 2, 4, 8, 16, 32, 64 or 128 Hz square wave output with optional interrupt
- Alarm interrupt configured by the driver automatically refreshes alarm time configured by the user
- User interrupt handlers can be configured for all interrupts

#### How to use the RTC driver in your application

In order to be able to use the RTC in your application, the first thing to do is initializing it with the desired configuration. This is done by calling the **RTC\_DRV\_Init** function. One of the arguments passed to this function is the configuration which will be used for the RTC instance, specified by the [rtc\\_init\\_config\\_t](#) structure.

The [rtc\\_init\\_config\\_t](#) structure allows you to configure the following:

- RTC clock source (32 KHz clock or 1 KHz LPO clock)
- Clock Out pin configuration (Clock OUT pin source)
- Compensation (Interval and value)
- Update enable - this allows updates to Time Counter Enable bit if the Status Register under limited conditions
- Enable non supervisor writes to the registers

The [rtc\\_seconds\\_int\\_config\\_t](#) structure configures the **time seconds interrupt**. To setup an interrupt every seconds you have to configure the structure mentioned with the following parameters:

- Frequency of the interrupt
- Interrupt Handler
- If needed - interrupt handler parameters

An alarm is configured with [rtc\\_alarm\\_config\\_t](#) structure, which is described by the following parameters:

- Alarm time in date-time format
- Interval of alarm repeat in seconds
- Number of alarm repeats (use 0 if the alarm is not recursive)

- Repeat forever field (if set, the number of repeats field will be ignored)
- Alarm interrupt enable
- Alarm interrupt handler
- Alarm interrupt handler parameters

**Note** If the alarm interrupt is not enabled, the user must make the updates of the alarm time manually.

After the `RTC_DRV_Init` call and, if needed, alarm and other configurations the RTC counter is started by calling `RTC_DRV_Enable`, with start time as parameter in `rtc_timedate_t` format.

To get the current time and date you can call `RTC_DRV_GetCurrentTimeDate` function, this method will get the seconds from the Time Seconds Register and will convert into human readable format as `rtc_timedate_t`.

### Example

```
void rtcAlarmCallback(void)
{
    rtc_timedate_t currentTime;
    RTC_DRV_GetCurrentTimeDate(0U, &currentTime);

    /* Do something with the time and date */
}

int main()
{
    /* rtcTimer1 configuration structure */
    const rtc_init_config_t rtcTimer1_Config0 =
    {
        /* Time compensation interval */
        .compensationInterval = 0U,
        /* Time compensation value */
        .compensation = 0,
        /* RTC Clock Source is 32 KHz crystal */
        .clockSelect = RTC_CLK_SRC_OSC_32KHZ,
        /* RTC Clock Out is 32 KHz clock */
        .clockOutConfig = RTC_CLKOUT_SRC_32KHZ,
        /* Update of the TCE bit is not allowed */
        .updateEnable = false,
        /* Non-supervisor mode write accesses are not supported and generate
         * a bus error.
         */
        .nonSupervisorAccessEnable = false
    };

    /* RTC Initial Time and Date */
    rtc_timedate_t rtcStartTime =
    {
        /* Year */
        .year = 2016U,
        /* Month */
        .month = 01U,
        /* Day */
        .day = 01U,
        /* Hour */
        .hour = 00U,
        /* Minutes */
        .minutes = 00U,
        /* Seconds */
        .seconds = 00U
    };

    /* rtcTimer1 Alarm configuration 0 */
    rtc_alarm_config_t alarmConfig0 =
    {
        /* Alarm Date */
        .alarmTime =
        {
            /* Year */
            .year = 2016U,
            /* Month */
            .month = 01U,
            /* Day */
            .day = 01U,
            /* Hour */
            .hour = 00U,
            /* Minutes */
            .minutes = 00U,
            /* Seconds */
            .seconds = 03U,
        }
    };
}
```

```

    },

    /* Alarm repeat interval */
    .repetitionInterval = 3UL,

    /* Number of alarm repeats */
    .numberOfRepeats = 0UL,

    /* Repeat alarm forever */
    .repeatForever = true,

    /* Alarm interrupt disabled */
    .alarmIntEnable = true,

    /* Alarm interrupt handler */
    .alarmCallback = (void *)rtcAlarmCallback,

    /* Alarm interrupt handler parameters */
    .callbackParams = (void *)NULL
};

/* Call the init function */
RTC_DRV_Init(0UL, &rtcInitConfig);

/* Set the time and date */
RTC_DRV_SetTimeDate(0UL, &rtcStartTime);

/* Start RTC counter */
RTC_DRV_StartCounter(0UL);

/* Configure an alarm every 3 seconds */
RTC_DRV_ConfigureAlarm(0UL, &rtcAlarmConfig0);

while(1);
}

```

### Important Notes

- Before using the RTC driver the module clock must be configured
- The driver enables the interrupts for the corresponding RTC module, but any interrupt priority must be done by the application
- The board specific configurations must be done prior to driver calls; the driver has no influence on the functionality of the clockout pin - they must be configured by application

### Modules

- [Real Time Clock Driver](#)  
*Real Time Clock Driver Peripheral Driver.*

## 14.89 S32K144 SoC Header file

### 14.89.1 Detailed Description

This module covers the S32K144 SoC Header file.

#### Modules

- [Backward Compatibility Symbols for S32K144](#)  
*This module covers backward compatibility symbols.*
- [Interrupt vector numbers for S32K144](#)  
*This module covers interrupt number allocation.*
- [Peripheral access layer for S32K144](#)  
*This module covers all memory mapped register available on SoC.*

## 14.90 S32K144 System Files

This module covers the SoC support file for S32K144.

SystemInit method is called automatically from start-up code to do the minimum setup of the SoC. It disables the watchdog, enables FPU and the power mode protection if the corresponding feature macro is enabled.

SystemCoreClockUpdate method can be used at any time to update SystemCoreClock. It evaluates the clock register settings and calculates the current core clock.

SystemSoftwareReset method initiates a system reset.

## 14.91 SAI Driver

### 14.91.1 Detailed Description

This module covers the functionality of the Synchronous Audio Interface (SAI) peripheral driver.

The SAI driver implements communication using the SAI module in the S32K148 processor.

#### Features

- Transmitter with independent bit clock and frame sync, or sync with receiver
- Receiver with independent bit clock and frame sync, or sync with transmitter
- Maximum frame size of 16 words
- Word size of between 8-bits and 32-bits
- Word size configured separately for first word and remaining words in frame
- Mux channels into one dataline, or mux data lines into one memory block

#### How to integrate SAI in your application

In order to use the SAI driver it must be first initialized in either transmit or receive mode, using functions [SAI\\_DRV\\_TxInit\(\)](#) or [SAI\\_DRV\\_RxInit\(\)](#). Once initialized, it cannot be initialized again for the same SAI module instance until it is de-initialized, using [SAI\\_DRV\\_TxDeinit\(\)](#) or [SAI\\_DRV\\_RxDeinit\(\)](#). Different SAI module instances can function independently of each other.

In each mode (transmit/receive) are available two types of transfers: blocking and non-blocking. The functions which initiate blocking transfers will configure the time out for transmission. If time expires [SAI\\_DRV\\_SendBlocking/SAI\\_DRV\\_ReceiveBlocking](#) will return error and the transmission will be aborted.

#### Important Notes

- If transmitter is initialized with `SAI_SYNC_WITH_OTHER` option, receiver must be initialized first and must use `SAI_ASYNC` mode
- If receiver is initialized with `SAI_SYNC_WITH_OTHER` option, transmitter must be initialized first and must use `SAI_ASYNC` mode
- DMA module has to be initialized prior to usage in DMA mode; also, DMA channels need to be allocated by the application (the driver only takes care of configuring the DMA channels received in the configuration structure)
- There is a difference in `ChannelEnable` field usage between interrupt and dma mode: In interrupt mode, if mux line is enabled then user must turn on only one bit in `ChannelEnable`, which will be the data line to output data. Number of data buffers to be muxed is specified in `ChannelCount` field. In DMA mode, if mux line is enabled then user must turn on number of bits equal to number of data buffers to be muxed. The data lines corresponding to these bits will output the same as each other. Also in DMA mode, if a mux mode is selected, user must turn on from bit 0, and immediately above (for example turning on bit 0 and bit 2 is not a correct configuration).

#### Example code

```
/* sai0 configuration structure */
sai_user_config_t sai0_InitConfig0;

/* Driver state structure */
sai_state_t SAI0TxState;

/* Fill configuration structure with I2S settings */
SAI_DRV_GetDefaultConfig(&sai0_InitConfig0);

/* Provide two data buffer for left and right channel */
uint16_t* sendData[2U] = {LeftData, RightData};
```

```

/* Initialize transmitter for SAI0 */
SAI_DRV_TxInit(0U, &sai0_InitConfig0, &SAI0TxState);

/* Send blocking, timeout is 10ms */
status_t ret = SAI_DRV_SendBlocking(0U, (uint8_t**) sendData, sendBufferSize, 10U);

```

## Data Structures

- struct `sai_xfer_state_t`  
Transmit or receive state. [More...](#)
- struct `sai_state_t`  
Structure for internal use. This structure is used by the driver for its internal logic. It must be provided by the application through the initialize functions, then it cannot be freed until the driver is de-initialized using Deinit functions. The application should make no assumptions about the content of this structure. [More...](#)
- struct `sai_user_config_t`  
User config structure. [More...](#)

## Macros

- #define `SAI_CHANNEL_0` 0x1
- #define `SAI_CHANNEL_1` 0x2
- #define `SAI_CHANNEL_2` 0x4
- #define `SAI_CHANNEL_3` 0x8

## Typedefs

- typedef void(\* `sai_transfer_callback_t`) (uint8\_t channel, `sai_report_type_t` report, `status_t` status)  
Sai callback function type for nonblock transfer, also called to report events (`sai_report_type_t`).

## Enumerations

- enum `sai_report_type_t` { `SAI_FRAME_START` = 0, `SAI_RUN_ERROR`, `SAI_SYNC_ERROR`, `SAI_TRANSFER_COMPLETE` }  
Report to enable.
- enum `sai_transfer_type_t` { `SAI_INTERRUPT` = 0U, `SAI_DMA` }  
Transfer type.
- enum `sai_mux_mode_t` { `SAI_MUX_DISABLED` = 0U, `SAI_MUX_LINE` = 1U, `SAI_MUX_MEM` = 2U }  
Data mux line or mux memory.
- enum `sai_sync_mode_t` { `SAI_ASYNC` = 0U, `SAI_SYNC_WITH_OTHER` = 1U }  
SAI run in sync or async mode.
- enum `sai_master_clk_source_t` { `SAI_BUS_CLK` = 0U, `SAI_EXTERNAL_CLK` = 1U, `SAI_SOSC_CLK` = 2U }  
Select master clock.
- enum `sai_mask_mode_t` { `SAI_MASK_TRISTATE` = 0U, `SAI_MASK_ZERO` = 1U }  
Data line state for masked word, or if data line is disabled.

## SAI Driver

- void `SAI_DRV_TxInit` (uint32\_t instNum, const `sai_user_config_t` \*saiUserConfig, `sai_state_t` \*StateAlloc)  
Initialize the transmitter of driver.
- void `SAI_DRV_RxInit` (uint32\_t instNum, const `sai_user_config_t` \*saiUserConfig, `sai_state_t` \*StateAlloc)  
Initialize the receiver of driver.
- void `SAI_DRV_TxDeinit` (uint32\_t instNum)  
De-initialize transmitter.

- void [SAI\\_DRV\\_RxDeinit](#) (uint32\_t instNum)  
*De-initialize receiver.*
- uint32\_t [SAI\\_DRV\\_TxGetBitClockFreq](#) (uint32\_t instNum)  
*Return true bit clock frequency of transmitter.*
- uint32\_t [SAI\\_DRV\\_RxGetBitClockFreq](#) (uint32\_t instNum)  
*Return true bit clock frequency of receiver.*
- uint32\_t [SAI\\_DRV\\_TxGetBitClockDiv](#) (uint32\_t instNum)  
*Return true bit clock divisor of transmitter.*
- uint32\_t [SAI\\_DRV\\_RxGetBitClockDiv](#) (uint32\_t instNum)  
*Return true bit clock divisor of receiver.*
- void [SAI\\_DRV\\_TxSetNextMaskWords](#) (uint32\_t instNum, uint16\_t Words)  
*Set masked word index of subsequent frames for transmitter.*
- void [SAI\\_DRV\\_RxSetNextMaskWords](#) (uint32\_t instNum, uint16\_t Words)  
*Set masked word index of subsequent frames for receiver.*
- status\_t [SAI\\_DRV\\_SendBlocking](#) (uint32\_t instNum, const uint8\_t \*data[], uint32\_t count, uint32\_t timeout)  
*Send a block of data, return when transfer complete.*
- void [SAI\\_DRV\\_Send](#) (uint32\_t instNum, const uint8\_t \*data[], uint32\_t count)  
*Send a block of data, return immediately.*
- status\_t [SAI\\_DRV\\_GetSendingStatus](#) (uint32\_t instNum, uint32\_t \*countRemain)  
*Get status of a non-blocking transfer.*
- void [SAI\\_DRV\\_AbortSending](#) (uint32\_t instNum)  
*Abort an ongoing transfer.*
- status\_t [SAI\\_DRV\\_ReceiveBlocking](#) (uint32\_t instNum, uint8\_t \*data[], uint32\_t count, uint32\_t timeout)  
*Receive a block of data, return when transfer complete.*
- void [SAI\\_DRV\\_Receive](#) (uint32\_t instNum, uint8\_t \*data[], uint32\_t count)  
*Receive a block of data, return immediately.*
- status\_t [SAI\\_DRV\\_GetReceivingStatus](#) (uint32\_t instNum, uint32\_t \*countRemain)  
*Get status of a non-blocking transfer.*
- void [SAI\\_DRV\\_AbortReceiving](#) (uint32\_t instNum)  
*Abort an ongoing transfer.*
- void [SAI\\_DRV\\_GetDefaultConfig](#) (sai\_user\_config\_t \*uc)  
*Get default config structure for I2S standard. Init config structure for I2S interface: Interrupt mode, internal generated bit clock 1.4112 MHz, 16 bit word, 2 channel 1 data line (data line 0).*

## 14.91.2 Data Structure Documentation

### 14.91.2.1 struct sai\_xfer\_state\_t

Transmit or receive state.

Definition at line 53 of file sai\_driver.h.

### 14.91.2.2 struct sai\_state\_t

Structure for internal use. This structure is used by the driver for its internal logic. It must be provided by the application through the initialize functions, then it cannot be freed until the driver is de-initialized using Deinit functions. The application should make no assumptions about the content of this structure.

Definition at line 98 of file sai\_driver.h.

### 14.91.2.3 struct sai\_user\_config\_t

User config structure.

Implements : sai\_user\_config\_t\_Class

Definition at line 144 of file sai\_driver.h.

## Data Fields

- [sai\\_sync\\_mode\\_t SyncMode](#)
- [sai\\_master\\_clk\\_source\\_t MasterClkSrc](#)
- [bool BitClkNegPolar](#)
- [bool BitClkInternal](#)
- [uint16\\_t BitClkDiv](#)
- [uint8\\_t ChannelEnable](#)
- [uint8\\_t FrameSize](#)
- [uint8\\_t SyncWidth](#)
- [sai\\_mask\\_mode\\_t MaskMode](#)
- [bool MsbFirst](#)
- [bool SyncEarly](#)
- [bool SyncNegPolar](#)
- [bool SyncInternal](#)
- [uint8\\_t Word0Width](#)
- [uint8\\_t WordNWidth](#)
- [uint8\\_t FirstBitIndex](#)
- [uint32\\_t BitClkFreq](#)
- [bool RunErrorReport](#)
- [bool SyncErrorReport](#)
- [bool FrameStartReport](#)
- [sai\\_mux\\_mode\\_t MuxMode](#)
- [sai\\_transfer\\_type\\_t TransferType](#)
- [uint8\\_t DmaChannel \[SAI\\_MAX\\_CHANNEL\\_COUNT\]](#)
- [uint8\\_t ElementSize](#)
- [uint8\\_t ChannelCount](#)
- [sai\\_transfer\\_callback\\_t callback](#)

## Field Documentation

### 14.91.2.3.1 [uint16\\_t BitClkDiv](#)

If bit clock is generated internally, it is divided from master clock by this. User need to init this if master clock is external.

Definition at line 150 of file `sai_driver.h`.

### 14.91.2.3.2 [uint32\\_t BitClkFreq](#)

Desired bit clock frequency in hertz, only for internally generated master clock and bit clock.

Definition at line 164 of file `sai_driver.h`.

### 14.91.2.3.3 [bool BitClkInternal](#)

True if bit clock is generated internally.

Definition at line 149 of file `sai_driver.h`.

### 14.91.2.3.4 [bool BitClkNegPolar](#)

True if bit clock is negative polar

Definition at line 148 of file `sai_driver.h`.

### 14.91.2.3.5 [sai\\_transfer\\_callback\\_t callback](#)

User callback function, called when transfer complete or selected events occurred.

Definition at line 174 of file `sai_driver.h`.

**14.91.2.3.6 uint8\_t ChannelCount**

Number of channels to enable, only used when line mux mode and interrupt mode is selected.

Definition at line 173 of file sai\_driver.h.

**14.91.2.3.7 uint8\_t ChannelEnable**

Turn on each bit to enable each channel. 4 bit for 4 channels.

Definition at line 152 of file sai\_driver.h.

**14.91.2.3.8 uint8\_t DmaChannel[SAI\_MAX\_CHANNEL\_COUNT]**

DMA channels to be used.

Definition at line 171 of file sai\_driver.h.

**14.91.2.3.9 uint8\_t ElementSize**

Size in bytes of each element to transfer.

Definition at line 172 of file sai\_driver.h.

**14.91.2.3.10 uint8\_t FirstBitIndex**

Index from LSB of first bit to be transmitted/received, valid range from 0-31.

Definition at line 162 of file sai\_driver.h.

**14.91.2.3.11 uint8\_t FrameSize**

Frame size in number of words.

Definition at line 153 of file sai\_driver.h.

**14.91.2.3.12 bool FrameStartReport**

Enable frame start report.

Definition at line 168 of file sai\_driver.h.

**14.91.2.3.13 sai\_mask\_mode\_t MaskMode**

Data line state for mask word or when data line is disabled (apply only for transmitter).

Definition at line 155 of file sai\_driver.h.

**14.91.2.3.14 sai\_master\_clk\_source\_t MasterClkSrc**

Select master clock source.

Definition at line 147 of file sai\_driver.h.

**14.91.2.3.15 bool MsbFirst**

True if data is MSB first, false if LSB first.

Definition at line 156 of file sai\_driver.h.

**14.91.2.3.16 sai\_mux\_mode\_t MuxMode**

Enable line mux, memory mux or mux is disabled.

Definition at line 169 of file sai\_driver.h.

**14.91.2.3.17 bool RunErrorReport**

Underrun/overrun error report.

Definition at line 166 of file sai\_driver.h.

**14.91.2.3.18 bool SyncEarly**

True if frame sync is one bit clock early.

Definition at line 157 of file sai\_driver.h.

**14.91.2.3.19 bool SyncErrorReport**

Enable sync error report.

Definition at line 167 of file sai\_driver.h.

**14.91.2.3.20 bool SyncInternal**

True if frame sync is generated internally

Definition at line 159 of file sai\_driver.h.

**14.91.2.3.21 sai\_sync\_mode\_t SyncMode**

Sync mode.

Definition at line 146 of file sai\_driver.h.

**14.91.2.3.22 bool SyncNegPolar**

True if frame sync is negative polar.

Definition at line 158 of file sai\_driver.h.

**14.91.2.3.23 uint8\_t SyncWidth**

Sync width in number of bit clocks.

Definition at line 154 of file sai\_driver.h.

**14.91.2.3.24 sai\_transfer\_type\_t TransferType**

Transfer using dma or interrupt.

Definition at line 170 of file sai\_driver.h.

**14.91.2.3.25 uint8\_t Word0Width**

First word width in number of bit clocks.

Definition at line 160 of file sai\_driver.h.

**14.91.2.3.26 uint8\_t WordNWidth**

Other words width in number of bit clocks.

Definition at line 161 of file sai\_driver.h.

**14.91.3 Macro Definition Documentation****14.91.3.1 #define SAI\_CHANNEL\_0 0x1**

Definition at line 46 of file sai\_driver.h.

14.91.3.2 `#define SAI_CHANNEL_1 0x2`

Definition at line 47 of file sai\_driver.h.

14.91.3.3 `#define SAI_CHANNEL_2 0x4`

Definition at line 48 of file sai\_driver.h.

14.91.3.4 `#define SAI_CHANNEL_3 0x8`

Definition at line 49 of file sai\_driver.h.

## 14.91.4 Typedef Documentation

14.91.4.1 `typedef void(* sai_transfer_callback_t)(uint8_t channel, sai_report_type_t report, status_t status)`

Sai callback function type for nonblock transfer, also called to report events (sai\_report\_type\_t).

Definition at line 90 of file sai\_driver.h.

## 14.91.5 Enumeration Type Documentation

14.91.5.1 `enum sai_mask_mode_t`

Data line state for masked word, or if data line is disabled.

## Enumerator

**SAI\_MASK\_TRISTATE** Line is in high z state

**SAI\_MASK\_ZERO** Line is output zero

Definition at line 134 of file sai\_driver.h.

14.91.5.2 `enum sai_master_clk_source_t`

Select master clock.

## Enumerator

**SAI\_BUS\_CLK** Master clock is module bus clock

**SAI\_EXTERNAL\_CLK** Master clock is from external

**SAI\_SOSC\_CLK** Master clock is system sosc clock

Definition at line 125 of file sai\_driver.h.

14.91.5.3 `enum sai_mux_mode_t`

Data mux line or mux memory.

## Enumerator

**SAI\_MUX\_DISABLED** Each data line is a channel, uses a separate memory block

**SAI\_MUX\_LINE** Words on data line is alternated between channels, each channel data is a separate memory block

**SAI\_MUX\_MEM** Words in memory block is alternated between channels, each channel data is on a separate data line.

Definition at line 81 of file sai\_driver.h.

## 14.91.5.4 enum sai\_report\_type\_t

Report to enable.

## Enumerator

- SAI\_FRAME\_START** Indicate a frame start
- SAI\_RUN\_ERROR** Overrun/underrun error
- SAI\_SYNC\_ERROR** Frame sync error
- SAI\_TRANSFER\_COMPLETE** Non blocking transfer completed

Definition at line 63 of file sai\_driver.h.

## 14.91.5.5 enum sai\_sync\_mode\_t

SAI run in sync or async mode.

## Enumerator

- SAI\_ASYNC** Independent clock
- SAI\_SYNC\_WITH\_OTHER** Bit clock and frame sync is taken from transmitter/receiver

Definition at line 117 of file sai\_driver.h.

## 14.91.5.6 enum sai\_transfer\_type\_t

Transfer type.

## Enumerator

- SAI\_INTERRUPT** Transfer type is interrupt
- SAI\_DMA** Transfer type is DMA

Definition at line 73 of file sai\_driver.h.

## 14.91.6 Function Documentation

## 14.91.6.1 void SAI\_DRV\_AbortReceiving ( uint32\_t instNum )

Abort an ongoing transfer.

## Parameters

in	<i>instNum</i>	Peripheral instance number
----	----------------	----------------------------

## 14.91.6.2 void SAI\_DRV\_AbortSending ( uint32\_t instNum )

Abort an ongoing transfer.

## Parameters

in	<i>instNum</i>	Peripheral instance number
----	----------------	----------------------------

## 14.91.6.3 void SAI\_DRV\_GetDefaultConfig ( sai\_user\_config\_t \* uc )

Get default config structure for I2S standard. Init config structure for I2S interface: Interrupt mode, internal generated bit clock 1.4112 MHz, 16 bit word, 2 channel 1 data line (data line 0),.

## Parameters

out	<i>uc</i>	Pointer to config structure to fill in
-----	-----------	--

14.91.6.4 `status_t SAI_DRV_GetReceivingStatus ( uint32_t instNum, uint32_t * countRemain )`

Get status of a non-blocking transfer.

## Parameters

in	<i>instNum</i>	Peripheral instance number
out	<i>countRemain</i>	Number of elements remain for each channel. This parameter can be NULL

## Returns

Status of the transfer, can be success, aborted or busy. Note that aborted status can imply a timed out blocking transfer, not only user abort.

14.91.6.5 `status_t SAI_DRV_GetSendingStatus ( uint32_t instNum, uint32_t * countRemain )`

Get status of a non-blocking transfer.

## Parameters

in	<i>instNum</i>	Peripheral instance number
out	<i>countRemain</i>	Number of elements remain for each channel. This parameter can be NULL

## Returns

Status of the transfer, can be success, aborted or busy. Note that aborted status can imply a timed out blocking transfer, not only user abort.

14.91.6.6 `void SAI_DRV_Receive ( uint32_t instNum, uint8_t * data[], uint32_t count )`

Receive a block of data, return immediately.

When transfer completed, the callback function will be executed. User should use this callback function to immediately start another transfer to avoid data overrun error.

## Parameters

in	<i>instNum</i>	Peripheral instance number
out	<i>data</i>	Array of pointer to each data block to transfer, each data block corresponds to an enabled channels If mux memory is selected, only first data block is used
in	<i>count</i>	Number of elements to transfer for each channel

14.91.6.7 `status_t SAI_DRV_ReceiveBlocking ( uint32_t instNum, uint8_t * data[], uint32_t count, uint32_t timeout )`

Receive a block of data, return when transfer complete.

Should be called immediately after a transfer complete to avoid data overrun error.

## Parameters

in	<i>instNum</i>	Peripheral instance number
out	<i>data</i>	Array of pointer to each data block to transfer, each data block corresponds to an enabled channels If mux memory is selected, only first data block is used

<i>in</i>	<i>count</i>	Number of elements to transfer for each channel
<i>in</i>	<i>timeout</i>	Timeout to return when transfer take too long.

**Returns**

Success, error or timeout status.

**14.91.6.8 void SAI\_DRV\_RxDeinit ( uint32\_t *instNum* )**

De-initialize receiver.

This function de-initializes driver. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

**Parameters**

<i>in</i>	<i>instNum</i>	Peripheral instance number
-----------	----------------	----------------------------

**14.91.6.9 uint32\_t SAI\_DRV\_RxGetBitClockDiv ( uint32\_t *instNum* )**

Return true bit clock divisor of receiver.

Only used when bit clock is internal and master clock is external

**Parameters**

<i>in</i>	<i>instNum</i>	Peripheral instance number
-----------	----------------	----------------------------

**Returns**

Divisor factor

**14.91.6.10 uint32\_t SAI\_DRV\_RxGetBitClockFreq ( uint32\_t *instNum* )**

Return true bit clock frequency of receiver.

Only used when master clock and bit clock is internal

**Parameters**

<i>in</i>	<i>instNum</i>	Peripheral instance number
-----------	----------------	----------------------------

**Returns**

Frequency in hertz

**14.91.6.11 void SAI\_DRV\_RxInit ( uint32\_t *instNum*, const sai\_user\_config\_t \* *saiUserConfig*, sai\_state\_t \* *StateAlloc* )**

Initialize the receiver of driver.

**Parameters**

<i>in</i>	<i>instNum</i>	Peripheral instance number
<i>in</i>	<i>saiUserConfig</i>	Pointer to the user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.

in	<i>StateAlloc</i>	Pointer to the state structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized.
----	-------------------	--

14.91.6.12 void SAI\_DRV\_RxSetNextMaskWords ( uint32\_t *instNum*, uint16\_t *Words* )

Set masked word index of subsequent frames for receiver.

Set masked words of subsequent frames. Each bit is a masked word. Should be called in frame start event callback or in four bit clock cycles after Rx init.

**Parameters**

in	<i>instNum</i>	Peripheral instance number
in	<i>WordIndex</i>	Word index to mask

14.91.6.13 void SAI\_DRV\_Send ( uint32\_t *instNum*, const uint8\_t \* *data*[], uint32\_t *count* )

Send a block of data, return immediately.

When transfer completed, the callback function will be executed. User should use this callback function to immediately start an other transfer to avoid data underrun error.

**Parameters**

in	<i>instNum</i>	Peripheral instance number
in	<i>data</i>	Array of pointer to each data block to transfer, each data block corresponds to an enabled channels If mux memory is selected, only first data block is used
in	<i>count</i>	Number of elements to transfer for each channel

14.91.6.14 status\_t SAI\_DRV\_SendBlocking ( uint32\_t *instNum*, const uint8\_t \* *data*[], uint32\_t *count*, uint32\_t *timeout* )

Send a block of data, return when transfer complete.

Should be called immediately after a transfer complete to avoid data underrun error.

**Parameters**

in	<i>instNum</i>	Peripheral instance number
in	<i>data</i>	Array of pointer to each data block to transfer, each data block corresponds to an enabled channels If mux memory is selected, only first data block is used
in	<i>count</i>	Number of elements to transfer for each channel
in	<i>timeout</i>	Timeout to return when transfer take too long.

**Returns**

Success, error or timeout status.

14.91.6.15 void SAI\_DRV\_TxDeinit ( uint32\_t *instNum* )

De-initialize transmitter.

This function de-initializes driver. The driver can't be used again until reinitialized. The context structure is no longer needed by the driver and can be freed after calling this function.

**Parameters**

in	<i>instNum</i>	Peripheral instance number
----	----------------	----------------------------

14.91.6.16 uint32\_t SAI\_DRV\_TxGetBitClockDiv ( uint32\_t *instNum* )

Return true bit clock divisor of transmitter.

Only used when bit clock is internal and master clock is external

## Parameters

<i>in</i>	<i>instNum</i>	Peripheral instance number
-----------	----------------	----------------------------

## Returns

Frequency in hertz

14.91.6.17 `uint32_t SAI_DRV_TxGetBitClockFreq ( uint32_t instNum )`

Return true bit clock frequency of transmitter.

Only used when master clock and bit clock is internal

## Parameters

<i>in</i>	<i>instNum</i>	Peripheral instance number
-----------	----------------	----------------------------

14.91.6.18 `void SAI_DRV_TxInit ( uint32_t instNum, const sai_user_config_t * saiUserConfig, sai_state_t * StateAlloc )`

Initialize the transmitter of driver.

## Parameters

<i>in</i>	<i>instNum</i>	Peripheral instance number
<i>in</i>	<i>saiUserConfig</i>	Pointer to the user configuration structure. The function reads configuration data from this structure and initializes the driver accordingly. The application may free this structure after the function returns.
<i>in</i>	<i>StateAlloc</i>	Pointer to the state structure. The driver uses this memory area for its internal logic. The application must make no assumptions about the content of this structure, and must not free this memory until the driver is de-initialized.

14.91.6.19 `void SAI_DRV_TxSetNextMaskWords ( uint32_t instNum, uint16_t Words )`

Set masked word index of subsequent frames for transmitter.

Each bit is a masked word. Should be called in frame start event callback or in four bit clock cycles after Tx init.

## Parameters

<i>in</i>	<i>instNum</i>	Peripheral instance number
<i>in</i>	<i>WordIndex</i>	Word index to mask

## Returns

Divisor factor

## 14.92 Schedule management

### 14.92.1 Detailed Description

This group contains APIs that help users manage schedule tables in master node only.

#### Functions

- `I_u8 I_sch_tick (I_ifc_handle iii)`

*This function follows a schedule. When a frame becomes due, its transmission is initiated. When the end of the current schedule is reached, this function starts again at the beginning of the schedule.*

- `void I_sch_set (I_ifc_handle iii, I_schedule_handle schedule_iii, I_u8 entry)`

*Set up the next schedule to be followed by the `I_sch_tick` function for a certain interface. The new schedule will be activated as soon as the current schedule reaches its next schedule entry point.*

### 14.92.2 Function Documentation

#### 14.92.2.1 `void I_sch_set ( I_ifc_handle iii, I_schedule_handle schedule_iii, I_u8 entry )`

Set up the next schedule to be followed by the `I_sch_tick` function for a certain interface. The new schedule will be activated as soon as the current schedule reaches its next schedule entry point.

#### Parameters

<code>in</code>	<code>iii</code>	Interface name
<code>in</code>	<code>schedule_iii</code>	Schedule table for interface
<code>in</code>	<code>entry</code>	Entry to be set

#### Returns

`void`

Definition at line 76 of file `lin_common_api.c`.

#### 14.92.2.2 `I_u8 I_sch_tick ( I_ifc_handle iii )`

This function follows a schedule. When a frame becomes due, its transmission is initiated. When the end of the current schedule is reached, this function starts again at the beginning of the schedule.

#### Parameters

<code>in</code>	<code>Interface</code>	<code>name</code>
-----------------	------------------------	-------------------

#### Returns

Operation status

- Zero: if the next call of `I_sch_tick` will not start transmission of a frame.
- Non-Zero: if the next call of `I_sch_tick` will start transmission of a frame. The return value will in this case be the next schedule table entry's number (counted from the beginning of the schedule table) in the schedule table. The return value will be in range 1 to N if the schedule table has N entries.

Definition at line 234 of file `lin_common_api.c`.

### 14.93 Signal interaction

This group contains APIs that help users interact with signals of LIN node.

## 14.94 SoC Header file (SoC Header )

### 14.94.1 Detailed Description

This module covers SoC Header file.

This section describes the functionality supported by the header file. For usage please see `soc_header_usage`

#### Modules

- [S32K144 SoC Header file](#)

*This module covers the S32K144 SoC Header file.*

## 14.95 SoC Support

### 14.95.1 Detailed Description

This module covers SoC support files.

This section describes the files that are used for supporting various SoCs.

The support files are:

1. Linker files
2. Start-up files
3. SVD file
4. Header files

#### Linker files

Linker files are used to control the linkage part of the project compilation and contain details regarding the following:

1. memory areas definition (type and ranges)
2. data and code segments definition and their mapping to the memory areas.

linker configuration files are provided for all supported linkers. Please see [Build Tools](#) for details.

#### Start-up files

Start-up files are used to control the SoC bring-up part and contain:

1. interrupt vector allocation
2. start-up code and routines

Start-up files are provided for all supported compilers. Please see [Build Tools](#) for details.

#### SVD file

SVD file contains details about registers and can be used with an IDE to allow mapping of memory location to the register definition and information.

#### Header file

For each SoC there are two header files provided in the SDK:

1. <SoC\_name>.h
2. <SoC\_name>\_features.h

The <SoC\_name>.h file contains information related to registers that is used by the SDK drivers and code. The <SoC\_name>\_features.h contains information related to the integration of modules in the SoC.

#### Modules

- [S32K144 System Files](#)

*This module covers the SoC support file for S32K144.*

## 14.96 Synchronous Audio Interface (SAI)

### 14.96.1 Detailed Description

The S32 SDK provides driver for Synchronous Audio Interface SAI module support many digital audio transmission standards, for example: I2S, AC97. These sections describe the S32 SDK software modules APIs.

#### Modules

- [SAI Driver](#)

*This module covers the functionality of the Synchronous Audio Interface (SAI) peripheral driver.*

## 14.97 System Basis Chip Driver (SBC) - UJA1169 Family

### 14.97.1 Detailed Description

System Basis Chip driver is a middleware driver for SBC settings and control.

#### Hardware background

The UJA1169 is a mini high-speed CAN System Basis Chip (SBC) containing an ISO 11898-2:201x (upcoming merged ISO 11898-2/5/6) compliant HS-CAN transceiver and an integrated 5 V or 3.3 V 250 mA scalable supply (V1) for a microcontroller and/or other loads. It also features a watchdog and a Serial Peripheral Interface (SPI). The UJA1169 can be operated in very low-current Standby and Sleep modes with bus and local wake-up capability. The UJA1169 comes in six variants. The UJA1169TK, UJA1169TK/F, UJA1169TK/X and UJA1169TK/X/F contain a 5 V regulator (V1). V1 is a 3.3 V regulator in the UJA1169TK/3 and the UJA1169TK/F/3. The UJA1169TK, UJA1169TK/F, UJA1169TK/3 and UJA1169TK/F/3 variants feature a second on-board 5 V regulator (V2) that supplies the internal CAN transceiver and can also be used to supply additional on-board hardware. The UJA1169TK/X and UJA1169TK/X/F are equipped with a 5 V supply (VEXT) for off-board components. VEXT is short-circuit proof to the battery, ground and negative voltages. The integrated CAN transceiver is supplied internally via V1, in parallel with the microcontroller. The UJA1169xx/F variants support ISO 11898-6:2013 and ISO 11898-2:201x compliant CAN partial networking with a selective wake-up function incorporating CAN FD-passive. CAN FD-passive is a feature that allows CAN FD bus traffic to be ignored in Sleep/Standby mode. CAN FD-passive partial networking is the perfect fit for networks that support both CAN FD and classic CAN communications. It allows normal CAN controllers that do not need to communicate CAN FD messages to remain in partial networking Sleep/Standby mode during CAN FD communication without generating bus errors. The UJA1169 implements the standard CAN physical layer as defined in the current ISO11898 standard (-2:2003, -5:2007, -6:2013). Pending the release of the upcoming version of ISO11898-2:201x including CAN FD, additional timing parameters defining loop delay symmetry are included. This implementation enables reliable communication in the CAN FD fast phase at data rates up to 2 Mbit/s. A dedicated LIMP output pin is provided to flag system failures. A number of configuration settings are stored in non-volatile memory. This arrangement makes it possible to configure the power-on and limp-home behavior of the UJA1169 to meet the requirements of different applications.

#### How to use SBC driver in your application

In order to set up SBC device the user needs to configure `sbc_int_config_t` structure in which are included following structures: `sbc_regulator_ctr_t`, `sbc_wtdog_ctr_t`, `sbc_mode_mc_t`, `sbc_fail_safe_lhc_t`, `sbc_sys_evnt_t`, `sbc_lock_t`, `sbc_can_conf_t`, `sbc_wake_t`. These nested structures correspond to individual registers. The `sbc_int_config_t` structure is passed as a parameter to `Init` function to initialize SBC device. The rest of the functions are related to individual registers.

#### Initialization

The initialization function is responsible for setting up the UJA1169, according to user configuration data which is passed as parameter. The initialization function takes another parameter which is an instance of SPI used for communication with UJA1169. The initialization function configures all SBC registers except factories configuration set up in non volatile memory, (Start up control and SBC configuration register.)

#### Mode transition

`SBC_SetMode` performs software transition from one mode to another. The transition is achieved by writing to mode control register. The event capture registers are cleared before device is moved to sleep mode.

#### Writing to registers

In order to write to registers, there are several methods dedicated to some specific registers. These methods (names starting with `SBC_Set`) take a value or a pointer to structure containing values to be written to particular registers as a parameter. Besides these methods there is also a method `SBC_DataTransfer` which is common to reading and writing to all registers. It takes three parameters. The first one is an address of a register to be written. Addresses of registers are defined in `sbc_register_t` enum. The second argument is pointer to a value which should be sent to a register. The last argument is used for register reading only and its value is unused in this case. `NULL`

pointer is used when parameter is unused.

### Reading from registers

Content of a register is read by method `SBC_DataTransfer`, which provides both reading and writing to all registers. This method has three arguments. The first one is an address of a register to be read from, the third one is a pointer to a variable where the content of a register will be stored. Second argument is used for the register writing only and it should be NULL in this case. Addresses of registers are defined in enum `sbc_register_t`. Several methods to reading specific control and status register are available similarly to the register writing. Their names start with `SBC_Get`.

### Reading status registers

Content of status register can be read by method `SBC_DataTransfer` or using appropriate function which starts with `SBC_Get` and finishes with `Status`. Event capture registers must be cleared using `SBC_CleanEvents` by setting to 1 appropriate status. For clear all events set all statuses to 1 or reading all event capture statuses using `SBC_GetEventsStatus` before.

There are several functions which read status and store it to structure. The Table 3 summarize which function reads appropriate status register.

Function name	Status register
<code>SBC_GetMainStatus</code>	Main status, Watchdog status
<code>SBC_GetSupplyStatus</code>	V2/VEXT status, V1 status
<code>SBC_GetCanStatus</code>	CAN transceiver status, CAN partial networking error, CAN partial networking status, CAN oscillator status, CAN-bus silence status, VCAN status, CAN failure status
<code>SBC_GetWakeStatus</code>	WAKE pin status
<code>SBC_GetEventsStatus</code>	Global event status, System event status, Supply event status, Transceiver event status, WAKE pin event status
<code>SBC_GetAllStatus</code>	Read all statuses from this table

### Reading and writing non-volatile SBC configuration

The UJA1169 contains Multiple Time Programmable Non-Volatile (MTPNV) memory cells that allow some of the default device settings to be reconfigured. This non-volatile memory has limited write access. Programming of the NVM registers is performed in two steps. First, the required values are written. In the second step, reprogramming is confirmed by writing the correct CRC value to the MTPNV CRC control register. This memory is accessed by `SBC_GetFactoriesSettings` and `SBC_ChangeFactoriesSettings` methods. The only parameter is a pointer to `sbc_factories_conf_t` data structure, which should be written to NTPNV or where should be stored data read out from the NTPNV. If the device has been programmed previously, the factory presets may need to be restored before reprogramming can begin. When the factory presets have been restored successfully, a system reset is generated automatically and UJA1169 switches back to Forced Normal mode. If `SBC_ChangeFactoriesSettings` method returns an error "SBC\_UJA\_NVN\_ERROR" it means device was preconfigured from default settings and it is not possible to write to non-volatile memory. Restore factory preset values is needed. Factory preset values are restored if the following conditions apply continuously for at least `td(MTPNV)` during battery power-up:

- pin RSTN is held LOW
- CANH is pulled up to VBAT
- CANL is pulled down to GND

Now `SBC_ChangeFactoriesSettings` can be used for change factory preset values to custom configuration.

### Error tracking

If an error during the R/W operations to UJA1169 registers occurs, the driver keeps track of it. If a method returns status different from `SBC_UJA_STAT_SUCCESS` the status represents the type of error from `sbc_status_t` enum.

Example code snippets (for FRDM PK144-Q100 freedom board).

### Write to Regulator control registers example

This example source code snippet shows how to configure Regulator control register. Power distribution control (PDC), V2/VEXT configuration (V2C/ VETXT), V1 reset threshold can be configured by writing to Regulator Control register. Note (V2 can be set for models: UJA1169TK, UJA1169TK/3, UJA1169TK/F and UJA1169TK/F/3): (VEXT can be set for models UJA1169TK/X and UJA1169TK/X/F). For more info read function description.

```
int main(void)
{
    ...

    sbc_status_t status = SBC_UJA_STAT_SUCCESS;
    sbc_regulator_ctr_t regulator;
    regulator.regulator.pdc = SBC_UJA_REGULATOR_PDC_HV;
    regulator.regulator.v2c = SBC_UJA_REGULATOR_V2C_OFF;
    regulator.regulator.v1rtc = SBC_UJA_REGULATOR_V1RTC_80;

    regulator.supplyEvt.v2oe = SBC_UJA_SUPPLY_EVT_V2OE_EN;
    regulator.supplyEvt.v2ue = SBC_UJA_SUPPLY_EVT_V2UE_EN;
    regulator.supplyEvt.v1ue = SBC_UJA_SUPPLY_EVT_V1UE_DIS;

    status = SBC_SetVreg(&regulator);

    if(status != SBC_UJA_STAT_SUCCESS)
    {
        /* Do something here. */
    }

    ...
}
```

### Read from Regulator control registers example

This example source code snippet shows how to read from Regulator control registers. Reading Regulator control register gives information about Power distribution control (PDC), V2/VEXT configuration (V2C/ VETXT), V1 reset threshold current configuration. Using this method can be useful for check if the Regulator control register is configured correctly. For more info read function description.

```
int main(void)
{
    ...

    sbc_status_t status = SBC_UJA_STAT_SUCCESS;
    sbc_regulator_ctr_t regulator;

    status = SBC_GetVreg(&regulator);

    if(status == SBC_UJA_STAT_SUCCESS)
    {
        if(regulator.supplyEvt.v2oe ==
           SBC_UJA_SUPPLY_EVT_V2OE_EN)
        {
            /* Do something here. */
        }
    }

    ...
}
```

### Reading all device status example

This example source code snippet shows how to read all SBC device statuses in one function. Variable allStatuses contains these registers: Main status register, Watchdog status register, Supply voltage status register, Transceiver status register, WAKE pin status register, Event capture registers. For more info read function description.

```
int main(void)
{
    ...

    sbc_status_t status = SBC_UJA_STAT_SUCCESS;
    sbc_status_group_t allStatuses;

    while(1){

        status = SBC_GetAllStatus(&allStatuses);
```

```

    if(status == SBC_UJA_STAT_SUCCESS)
    {
        if(allStatuses.trans.cbss == SBC_UJA_TRANS_STAT_CBSS_ACT)
        {
            /* Do something here. */
        }

        if(allStatuses.supply.vls == SBC_UJA_SUPPLY_STAT_VIS_VAB)
        {
            /* Do something here. */
        }

        ...

        /* Periodically feed watchdog (anytime in watchdog period in case of timeout watchdog mode). */
        SBC_FeedWatchdog();
    }
}

```

### Reading Transceiver device status example

This example source code snippet shows how to read Transceiver device status from SBC. It contains CAN transceiver status, CAN partial networking error, CAN partial networking status, CAN oscillator status, CAN-bus silence status, VCAN status, CAN failure status. For more info read function description. Note similar approach can be used for reading other status using different SBC\_Get\*Status.

```

int main(void)
{
    ...

    sbc_status_t status = SBC_UJA_STAT_SUCCESS;
    sbc_trans_stat_t transStatus;

    while(1){

        status = SBC_GetCanStatus(&transStatus);

        if(status == SBC_UJA_STAT_SUCCESS)
        {
            if(transStatus.cbss == SBC_UJA_TRANS_STAT_CBSS_ACT)
            {
                /* Do something here. */
            }

            ...

            /* Periodically feed watchdog (anytime in watchdog period in case of timeout watchdog mode). */
            SBC_FeedWatchdog();
        }
    }
}

```

### Change factories settings

This example source code snippet shows how to change factory preset value of non-volatile memory. Device must be set to factory preset. For more info read function description.

```

int main(void)
{
    ...

    sbc_status_t status = SBC_UJA_STAT_SUCCESS;
    sbc_factories_conf_t factories;

    status = SBC_GetFactoriesSettings(&factories);

    factories.control.fnmc = SBC_UJA_SBC_SDMC_EN;
    factories.control.sdmc = SBC_UJA_SBC_SDMC_DIS;
    factories.startUp.rlc = SBC_UJA_START_UP_RLC_20_25p0;

    if(status == SBC_UJA_STAT_SUCCESS)
    {
        status = SBC_ChangeFactoriesSettings(&factories);
    }

    if(status != SBC_UJA_STAT_SUCCESS)

```

```
{  
    /* Do something here. */  
}
```

### Modules

- [UJA1169 SBC Driver](#)



```

OCO = 0x1FU, TRGMUX_TRIG_SOURCE_ADC1_SC1A_COCO = 0x20U, TRGMUX_TRIG_SOURCE_A↵
DC1_SC1B_COCO = 0x21U,
TRGMUX_TRIG_SOURCE_PDB0_CH0_TRIG = 0x22U, TRGMUX_TRIG_SOURCE_PDB0_PULSE_OUT
= 0x24U, TRGMUX_TRIG_SOURCE_PDB1_CH0_TRIG = 0x25U, TRGMUX_TRIG_SOURCE_PDB1_PU↵
LSE_OUT = 0x27U,
TRGMUX_TRIG_SOURCE_RTC_ALARM = 0x2BU, TRGMUX_TRIG_SOURCE_RTC_SECOND = 0x2CU,
TRGMUX_TRIG_SOURCE_FLEXIO_TRIG0 = 0x2DU, TRGMUX_TRIG_SOURCE_FLEXIO_TRIG1 = 0x2↵
EU,
TRGMUX_TRIG_SOURCE_FLEXIO_TRIG2 = 0x2FU, TRGMUX_TRIG_SOURCE_FLEXIO_TRIG3 =
0x30U, TRGMUX_TRIG_SOURCE_LPUART0_RX_DATA = 0x31U, TRGMUX_TRIG_SOURCE_LPUA↵
RT0_TX_DATA = 0x32U,
TRGMUX_TRIG_SOURCE_LPUART0_RX_IDLE = 0x33U, TRGMUX_TRIG_SOURCE_LPUART1_RX_D↵
ATA = 0x34U, TRGMUX_TRIG_SOURCE_LPUART1_TX_DATA = 0x35U, TRGMUX_TRIG_SOURCE_L↵
PUART1_RX_IDLE = 0x36U,
TRGMUX_TRIG_SOURCE_LPI2C0_MASTER_TRIG = 0x37U, TRGMUX_TRIG_SOURCE_LPI2C0_SLA↵
VE_TRIG = 0x38U, TRGMUX_TRIG_SOURCE_LPSPIO_FRAME = 0x3BU, TRGMUX_TRIG_SOURCE_L↵
PSPI0_RX_DATA = 0x3CU,
TRGMUX_TRIG_SOURCE_LPSP1_FRAME = 0x3DU, TRGMUX_TRIG_SOURCE_LPSP1_RX_DATA =
0x3EU, TRGMUX_TRIG_SOURCE_SIM_SW_TRIG = 0x3FU }

```

*Describes all possible inputs (trigger sources) of the TRGMUX IP*

**Note:** entries in this enum are affected by `::FEATURE_TRGMUX_HAS_EXTENDED_NUM_TRIGS`, which is device dependent and controlled from "device\_name"\_features.h file.

- enum `trgmux_target_module_t` {
 

```

TRGMUX_TARGET_MODULE_DMA_CH0 = 0U, TRGMUX_TARGET_MODULE_DMA_CH1 = 1U, TRG↵
MUX_TARGET_MODULE_DMA_CH2 = 2U, TRGMUX_TARGET_MODULE_DMA_CH3 = 3U,
TRGMUX_TARGET_MODULE_TRGMUX_OUT0 = 4U, TRGMUX_TARGET_MODULE_TRGMUX_OUT1 =
5U, TRGMUX_TARGET_MODULE_TRGMUX_OUT2 = 6U, TRGMUX_TARGET_MODULE_TRGMUX_O↵
UT3 = 7U,
TRGMUX_TARGET_MODULE_TRGMUX_OUT4 = 8U, TRGMUX_TARGET_MODULE_TRGMUX_OUT5 =
9U, TRGMUX_TARGET_MODULE_TRGMUX_OUT6 = 10U, TRGMUX_TARGET_MODULE_TRGMUX_↵
OUT7 = 11U,
TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA0 = 12U, TRGMUX_TARGET_MODULE_ADC0_AD↵
HWT_TLA1 = 13U, TRGMUX_TARGET_MODULE_ADC0_ADHWT_TLA2 = 14U, TRGMUX_TARGET_M↵
ODULE_ADC0_ADHWT_TLA3 = 15U,
TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA0 = 16U, TRGMUX_TARGET_MODULE_ADC1_AD↵
HWT_TLA1 = 17U, TRGMUX_TARGET_MODULE_ADC1_ADHWT_TLA2 = 18U, TRGMUX_TARGET_M↵
ODULE_ADC1_ADHWT_TLA3 = 19U,
TRGMUX_TARGET_MODULE_CMP0_SAMPLE_INPUT = 28U, TRGMUX_TARGET_MODULE_FTM0_↵
HWTRIG0 = 40U, TRGMUX_TARGET_MODULE_FTM0_FAULT0 = 41U, TRGMUX_TARGET_MODULE↵
_FTM0_FAULT1 = 42U,
TRGMUX_TARGET_MODULE_FTM0_FAULT2 = 43U, TRGMUX_TARGET_MODULE_FTM1_HWTRIG0 =
44U, TRGMUX_TARGET_MODULE_FTM1_FAULT0 = 45U, TRGMUX_TARGET_MODULE_FTM1_FAU↵
LT1 = 46U,
TRGMUX_TARGET_MODULE_FTM1_FAULT2 = 47U, TRGMUX_TARGET_MODULE_FTM2_HWTRIG0 =
48U, TRGMUX_TARGET_MODULE_FTM2_FAULT0 = 49U, TRGMUX_TARGET_MODULE_FTM2_FAU↵
LT1 = 50U,
TRGMUX_TARGET_MODULE_FTM2_FAULT2 = 51U, TRGMUX_TARGET_MODULE_FTM3_HWTRIG0 =
52U, TRGMUX_TARGET_MODULE_FTM3_FAULT0 = 53U, TRGMUX_TARGET_MODULE_FTM3_FAU↵
LT1 = 54U,
TRGMUX_TARGET_MODULE_FTM3_FAULT2 = 55U, TRGMUX_TARGET_MODULE_PDB0_TRG_IN =
56U, TRGMUX_TARGET_MODULE_PDB1_TRG_IN = 60U, TRGMUX_TARGET_MODULE_FLEXIO_TR↵
G_TIM0 = 68U,
TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM1 = 69U, TRGMUX_TARGET_MODULE_FLEXIO_TR↵
G_TIM2 = 70U, TRGMUX_TARGET_MODULE_FLEXIO_TRG_TIM3 = 71U, TRGMUX_TARGET_MODU↵
LE_LPIT_TRG_CH0 = 72U,
TRGMUX_TARGET_MODULE_LPIT_TRG_CH1 = 73U, TRGMUX_TARGET_MODULE_LPIT_TRG_CH2 =
74U, TRGMUX_TARGET_MODULE_LPIT_TRG_CH3 = 75U, TRGMUX_TARGET_MODULE_LPUART0↵

```

```

    _TRG = 76U,
    TRGMUX_TARGET_MODULE_LPUART1_TRG = 80U, TRGMUX_TARGET_MODULE_LPI2C0_TRG =
    84U, TRGMUX_TARGET_MODULE_LPSPi0_TRG = 92U, TRGMUX_TARGET_MODULE_LPSPi1_TRG =
    96U,
    TRGMUX_TARGET_MODULE_LPTMR0_ALT0 = 100U }

```

*Describes all possible outputs (target modules) of the TRGMUX IP*

**Note:** entries in this enum are affected by `::FEATURE_TRGMUX_HAS_EXTENDED_NUM_TRIGS`, which is device dependent and controlled from "device\_name"\_features.h file.

## Functions

- `status_t TRGMUX_DRV_Init` (const `uint32_t` instance, const `trgmux_user_config_t` \*const `trgmuxUserConfig`)  
*Initialize a TRGMUX instance for operation.*
- `status_t TRGMUX_DRV_Deinit` (const `uint32_t` instance)  
*Reset to default values the source triggers corresponding to all target modules, if none of the target modules is locked.*
- `status_t TRGMUX_DRV_SetTrigSourceForTargetModule` (const `uint32_t` instance, const `trgmux_trigger_t` ↔ `source_t` triggerSource, const `trgmux_target_module_t` targetModule)  
*Configure a source trigger for a selected target module.*
- `trgmux_trigger_source_t TRGMUX_DRV_GetTrigSourceForTargetModule` (const `uint32_t` instance, const `trgmux_target_module_t` targetModule)  
*Get the source trigger configured for a target module.*
- `void TRGMUX_DRV_SetLockForTargetModule` (const `uint32_t` instance, const `trgmux_target_module_t` ↔ `t` targetModule)  
*Locks the TRGMUX register of a target module.*
- `bool TRGMUX_DRV_GetLockForTargetModule` (const `uint32_t` instance, const `trgmux_target_module_t` ↔ `t` targetModule)  
*Get the Lock bit status of the TRGMUX register of a target module.*

## 14.98.2 Data Structure Documentation

### 14.98.2.1 struct `trgmux_inout_mapping_config_t`

Configuration structure for pairing source triggers with target modules.

Use an instance of this structure to define a TRGMUX link between a trigger source and a target module. This structure is used by the user configuration structure.

Implements : `trgmux_inout_mapping_config_t_Class`

Definition at line 217 of file `trgmux_driver.h`.

#### Data Fields

- `trgmux_trigger_source_t` triggerSource
- `trgmux_target_module_t` targetModule
- `bool` lockTargetModuleReg

#### Field Documentation

##### 14.98.2.1.1 `bool` lockTargetModuleReg

if true, the LOCK bit of the target module register will be set by `TRGMUX_DRV_INIT()`, after the current mapping is configured

Definition at line 221 of file `trgmux_driver.h`.

**14.98.2.1.2 trgmux\_target\_module\_t targetModule**

selects one of the TRGMUX target modules

Definition at line 220 of file trgmux\_driver.h.

**14.98.2.1.3 trgmux\_trigger\_source\_t triggerSource**

selects one of the TRGMUX trigger sources

Definition at line 219 of file trgmux\_driver.h.

**14.98.2.2 struct trgmux\_user\_config\_t**

User configuration structure for the TRGMUX driver.

Use an instance of this structure with the [TRGMUX\\_DRV\\_Init\(\)](#) function. This enables configuration of TRGMUX with the user defined mappings between inputs (source triggers) and outputs (target modules), via a single function call.

Implements : trgmux\_user\_config\_t\_Class

Definition at line 233 of file trgmux\_driver.h.

**Data Fields**

- [uint8\\_t numInOutMappingConfigs](#)
- [const trgmux\\_inout\\_mapping\\_config\\_t \\* inOutMappingConfig](#)

**Field Documentation****14.98.2.2.1 const trgmux\_inout\_mapping\_config\_t\* inOutMappingConfig**

pointer to array of in-out mapping structures

Definition at line 236 of file trgmux\_driver.h.

**14.98.2.2.2 uint8\_t numInOutMappingConfigs**

number of in-out mappings defined in TRGMUX configuration

Definition at line 235 of file trgmux\_driver.h.

**14.98.3 Enumeration Type Documentation****14.98.3.1 enum trgmux\_target\_module\_t**

Describes all possible outputs (target modules) of the TRGMUX IP

**Note:** entries in this enum are affected by `::FEATURE_TRGMUX_HAS_EXTENDED_NUM_TRIGS`, which is device dependent and controlled from `"device_name"_features.h` file.

Implements : trgmux\_target\_module\_t\_Class

**Enumerator**

```

TRGMUX_TARGET_MODULE_DMA_CH0
TRGMUX_TARGET_MODULE_DMA_CH1
TRGMUX_TARGET_MODULE_DMA_CH2
TRGMUX_TARGET_MODULE_DMA_CH3
TRGMUX_TARGET_MODULE_TRGMUX_OUT0
TRGMUX_TARGET_MODULE_TRGMUX_OUT1
TRGMUX_TARGET_MODULE_TRGMUX_OUT2

```

*TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT3*  
*TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT4*  
*TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT5*  
*TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT6*  
*TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT7*  
*TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA0*  
*TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA1*  
*TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA2*  
*TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA3*  
*TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA0*  
*TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA1*  
*TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA2*  
*TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA3*  
*TRGMUX\_TARGET\_MODULE\_CMP0\_SAMPLE\_INPUT*  
*TRGMUX\_TARGET\_MODULE\_FTM0\_HWTRIG0*  
*TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT0*  
*TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT1*  
*TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT2*  
*TRGMUX\_TARGET\_MODULE\_FTM1\_HWTRIG0*  
*TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT0*  
*TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT1*  
*TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT2*  
*TRGMUX\_TARGET\_MODULE\_FTM2\_HWTRIG0*  
*TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT0*  
*TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT1*  
*TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT2*  
*TRGMUX\_TARGET\_MODULE\_FTM3\_HWTRIG0*  
*TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT0*  
*TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT1*  
*TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT2*  
*TRGMUX\_TARGET\_MODULE\_PDB0\_TRG\_IN*  
*TRGMUX\_TARGET\_MODULE\_PDB1\_TRG\_IN*  
*TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM0*  
*TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM1*  
*TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM2*  
*TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM3*  
*TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH0*  
*TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH1*  
*TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH2*  
*TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH3*  
*TRGMUX\_TARGET\_MODULE\_LPUART0\_TRG*  
*TRGMUX\_TARGET\_MODULE\_LPUART1\_TRG*  
*TRGMUX\_TARGET\_MODULE\_LPI2C0\_TRG*  
*TRGMUX\_TARGET\_MODULE\_LPSP10\_TRG*  
*TRGMUX\_TARGET\_MODULE\_LPSP11\_TRG*  
*TRGMUX\_TARGET\_MODULE\_LPTMR0\_ALT0*

Definition at line 145 of file `trgmux_driver.h`.

## 14.98.3.2 enum trgmux\_trigger\_source\_t

Describes all possible inputs (trigger sources) of the TRGMUX IP

**Note:** entries in this enum are affected by ::FEATURE\_TRGMUX\_HAS\_EXTENDED\_NUM\_TRIGS, which is device dependent and controlled from "device\_name"\_features.h file.

Implements : trgmux\_trigger\_source\_t\_Class

## Enumerator

**TRGMUX\_TRIG\_SOURCE\_DISABLED**  
**TRGMUX\_TRIG\_SOURCE\_VDD**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN0**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN1**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN2**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN3**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN4**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN5**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN6**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN7**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN8**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN9**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN10**  
**TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN11**  
**TRGMUX\_TRIG\_SOURCE\_CMP0\_OUT**  
**TRGMUX\_TRIG\_SOURCE\_LPIT\_CH0**  
**TRGMUX\_TRIG\_SOURCE\_LPIT\_CH1**  
**TRGMUX\_TRIG\_SOURCE\_LPIT\_CH2**  
**TRGMUX\_TRIG\_SOURCE\_LPIT\_CH3**  
**TRGMUX\_TRIG\_SOURCE\_LPTMR0**  
**TRGMUX\_TRIG\_SOURCE\_FTM0\_INIT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_FTM0\_EXT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_FTM1\_INIT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_FTM1\_EXT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_FTM2\_INIT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_FTM2\_EXT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_FTM3\_INIT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_FTM3\_EXT\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_ADC0\_SC1A\_COCO**  
**TRGMUX\_TRIG\_SOURCE\_ADC0\_SC1B\_COCO**  
**TRGMUX\_TRIG\_SOURCE\_ADC1\_SC1A\_COCO**  
**TRGMUX\_TRIG\_SOURCE\_ADC1\_SC1B\_COCO**  
**TRGMUX\_TRIG\_SOURCE\_PDB0\_CH0\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_PDB0\_PULSE\_OUT**  
**TRGMUX\_TRIG\_SOURCE\_PDB1\_CH0\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_PDB1\_PULSE\_OUT**  
**TRGMUX\_TRIG\_SOURCE\_RTC\_ALARM**  
**TRGMUX\_TRIG\_SOURCE\_RTC\_SECOND**

**TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG0**  
**TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG1**  
**TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG2**  
**TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG3**  
**TRGMUX\_TRIG\_SOURCE\_LPUART0\_RX\_DATA**  
**TRGMUX\_TRIG\_SOURCE\_LPUART0\_TX\_DATA**  
**TRGMUX\_TRIG\_SOURCE\_LPUART0\_RX\_IDLE**  
**TRGMUX\_TRIG\_SOURCE\_LPUART1\_RX\_DATA**  
**TRGMUX\_TRIG\_SOURCE\_LPUART1\_TX\_DATA**  
**TRGMUX\_TRIG\_SOURCE\_LPUART1\_RX\_IDLE**  
**TRGMUX\_TRIG\_SOURCE\_LPI2C0\_MASTER\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_LPI2C0\_SLAVE\_TRIG**  
**TRGMUX\_TRIG\_SOURCE\_LPSP10\_FRAME**  
**TRGMUX\_TRIG\_SOURCE\_LPSP10\_RX\_DATA**  
**TRGMUX\_TRIG\_SOURCE\_LPSP11\_FRAME**  
**TRGMUX\_TRIG\_SOURCE\_LPSP11\_RX\_DATA**  
**TRGMUX\_TRIG\_SOURCE\_SIM\_SW\_TRIG**

Definition at line 68 of file `trgmux_driver.h`.

#### 14.98.4 Function Documentation

##### 14.98.4.1 `status_t TRGMUX_DRV_Deinit ( const uint32_t instance )`

Reset to default values the source triggers corresponding to all target modules, if none of the target modules is locked.

##### Parameters

<code>in</code>	<code>instance</code>	The TRGMUX instance number.
-----------------	-----------------------	-----------------------------

##### Returns

Execution status:

`STATUS_SUCCESS`

`STATUS_ERROR` - if at least one of the target module register is locked.

Definition at line 118 of file `trgmux_driver.c`.

##### 14.98.4.2 `bool TRGMUX_DRV_GetLockForTargetModule ( const uint32_t instance, const trgmux_target_module_t targetModule )`

Get the Lock bit status of the TRGMUX register of a target module.

This function gets the value of the LK bit from the TRGMUX register corresponding to the selected target module.

##### Parameters

<code>in</code>	<code>instance</code>	The TRGMUX instance number.
<code>in</code>	<code>targetModule</code>	One of the values in the <code>trgmux_target_module_t</code> enumeration

##### Returns

`true` - if the selected `targetModule` register is locked

`false` - if the selected `targetModule` register is not locked

Definition at line 207 of file `trgmux_driver.c`.

#### 14.98.4.3 `trgmux_trigger_source_t TRGMUX_DRV_GetTrigSourceForTargetModule ( const uint32_t instance, const trgmux_target_module_t targetModule )`

Get the source trigger configured for a target module.

This function returns the TRGMUX source trigger linked to a selected target module.

##### Parameters

in	<i>instance</i>	The TRGMUX instance number.
in	<i>targetModule</i>	One of the values in the <code>trgmux_target_module_t</code> enumeration.

##### Returns

Enum value corresponding to the trigger source configured for the selected target module.

Definition at line 172 of file `trgmux_driver.c`.

#### 14.98.4.4 `status_t TRGMUX_DRV_Init ( const uint32_t instance, const trgmux_user_config_t *const trgmuxUserConfig )`

Initialize a TRGMUX instance for operation.

This function first resets the source triggers of all TRGMUX target modules to their default values, then configures the TRGMUX with all the user defined in-out mappings. If at least one of the target modules is locked, the function will not change any of the TRGMUX target modules and return error code. This example shows how to set up the `trgmux_user_config_t` parameters and how to call the `TRGMUX_DRV_Init()` function with the required parameters:

```

1 trgmux_user_config_t          trgmuxConfig;
2 trgmux_inout_mapping_config_t trgmuxInOutMappingConfig[] =
3 {
4     {TRGMUX_TRIG_SOURCE_TRGMUX_IN9,   TRGMUX_TARGET_MODULE_DMA_CH0,   false},
5     {TRGMUX_TRIG_SOURCE_FTM1_EXT_TRIG, TRGMUX_TARGET_MODULE_TRGMUX_OUT4, true}
6 };
7
8 trgmuxConfig.numInOutMappingConfigs = 2;
9 trgmuxConfig.inOutMappingConfig    = trgmuxInOutMappingConfig;
10
11 TRGMUX_DRV_Init(instance, &trgmuxConfig);

```

##### Parameters

in	<i>instance</i>	The TRGMUX instance number.
in	<i>trgmuxUserConfig</i>	Pointer to the user configuration structure.

##### Returns

Execution status:

`STATUS_SUCCESS`

`STATUS_ERROR` - if at least one of the target module register is locked.

Definition at line 75 of file `trgmux_driver.c`.

#### 14.98.4.5 `void TRGMUX_DRV_SetLockForTargetModule ( const uint32_t instance, const trgmux_target_module_t targetModule )`

Locks the TRGMUX register of a target module.

This function sets the LK bit of the TRGMUX register corresponding to the selected target module. Please note that some TRGMUX registers can contain up to 4 SEL bitfields, meaning that these registers can be used to configure up to 4 target modules independently. Because the LK bit is only one per register, the configuration of all target modules referred from that register will be locked.

**Parameters**

<i>in</i>	<i>instance</i>	The TRGMUX instance number.
<i>in</i>	<i>targetModule</i>	One of the values in the <code>trgmux_target_module_t</code> enumeration

Definition at line 189 of file `trgmux_driver.c`.

14.98.4.6 `status_t TRGMUX_DRV_SetTrigSourceForTargetModule ( const uint32_t instance, const trgmux_trigger_source_t triggerSource, const trgmux_target_module_t targetModule )`

Configure a source trigger for a selected target module.

This function configures a TRGMUX link between a source trigger and a target module, if the requested target module is not locked.

**Parameters**

<i>in</i>	<i>instance</i>	The TRGMUX instance number.
<i>in</i>	<i>triggerSource</i>	One of the values in the <code>trgmux_trigger_source_t</code> enumeration
<i>in</i>	<i>targetModule</i>	One of the values in the <code>trgmux_target_module_t</code> enumeration

**Returns**

Execution status:

`STATUS_SUCCESS`

`STATUS_ERROR` - if requested target module is locked

Definition at line 139 of file `trgmux_driver.c`.

## 14.99 Transport layer API

### 14.99.1 Detailed Description

Transport layer stands between the application layer and the core API layer.

This layer consists the implementation of data transportation which contains one or more LIN frames. It is situated between the application layer and the core API layer including LIN2.1 TL API and LIN TL J2602. This layer provides APIs for the transport protocol, node configuration and diagnostic services. For LIN 2.1, all components will be extended from LIN 2.0 specification. The node configuration for J2602 implements only some functions of LIN 2.0 specification.

#### Modules

- [Common Transport Layer API](#)  
*Contains Transport Layer APIs that used for both protocols LIN 2.1 and J2602.*
- [J2602 Transport Layer specific API](#)  
*Contains Transport Layer APIs that only used for J2602 protocol.*

## 14.100 Trigger MUX Control (TRGMUX)

### 14.100.1 Detailed Description

The TRGMUX introduces an extremely flexible methodology for connecting various trigger sources to multiple pins/peripherals.

The S32 SDK provides Peripheral Drivers for the Trigger MUX Control (TRGMUX) module of S32 SDK devices.

#### Modules

- [TRGMUX Driver](#)

*Trigger MUX Control Peripheral Driver.*

## 14.101 UJA1169 SBC Driver

## 14.101.1 Detailed Description

## Data Structures

- struct [sbc\\_wtdog\\_ctr\\_t](#)  
Watchdog control register structure. Watchdog configuration structure. [More...](#)
- struct [sbc\\_sbc\\_t](#)  
SBC configuration control register structure. Two operating modes have a major impact on the operation of the watchdog: Forced Normal mode and Software Development mode (Software Development mode is provided for test and development purposes only and is not a dedicated SBC operating mode; the UJA1169 can be in any functional operating mode with Software Development mode enabled). These modes are enabled and disabled via bits FNMC and SDMC respectively in the SBC configuration control register. Note that this register is located in the non-volatile memory area. The watchdog is disabled in Forced Normal mode (FNM). In Software Development mode (SDM), the watchdog can be disabled or activated for test and software debugging purposes. [More...](#)
- struct [sbc\\_start\\_up\\_t](#)  
Start-up control register structure. This structure contains settings of RSTN output reset pulse width and V2/VEXT start-up control. [More...](#)
- struct [sbc\\_regulator\\_t](#)  
Regulator control register structure. This structure set power distribution control, V2/VEXT configuration, set V1 reset threshold. [More...](#)
- struct [sbc\\_supply\\_evt\\_t](#)  
Supply event capture enable register structure. This structure enables or disables detection of V2/VEXT overvoltage, undervoltage and V1 undervoltage enable. [More...](#)
- struct [sbc\\_sys\\_evt\\_t](#)  
System event capture enable register structure. This structure enables or disables overtemperature warning, SPI failure enable. [More...](#)
- struct [sbc\\_can\\_ctr\\_t](#)  
CAN control register structure. This structure configure CAN peripheral behavior. [More...](#)
- struct [sbc\\_trans\\_evt\\_t](#)  
Transceiver event capture enable register structure. Can bus silence, Can failure and Can wake-up settings. [More...](#)
- struct [sbc\\_frame\\_t](#)  
Frame control register structure. The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register. [More...](#)
- struct [sbc\\_can\\_conf\\_t](#)  
CAN configuration group structure. This structure configure CAN peripheral behavior. [More...](#)
- struct [sbc\\_wake\\_t](#)  
WAKE pin event capture enable register structure. Local wake-up is enabled via bits WPRE and WPFE in the WAKE pin event capture enable register. A wake-up event is triggered by a LOW-to-HIGH (if WPRE = 1) and/or a HIGH-to-LOW (if WPFE = 1) transition on the WAKE pin. This arrangement allows for maximum flexibility when designing a local wake-up circuit. In applications that do not use the local wake-up facility, local wake-up should be disabled and the WAKE pin connected to GND. [More...](#)
- struct [sbc\\_regulator\\_ctr\\_t](#)  
Regulator control register group. This structure is group of regulator settings. [More...](#)
- struct [sbc\\_int\\_config\\_t](#)  
Init configuration structure. This structure is used for initialization of sbc. [More...](#)
- struct [sbc\\_factories\\_conf\\_t](#)  
Factory configuration structure. It contains Start-up control register and SBC configuration control register. This is non-volatile memory with limited write access. The MTPNV cells can be reprogrammed a maximum of 200 times (Ncy(W)MTP; Bit NVMP5 in the MTPNV status register indicates whether the non-volatile cells can be reprogrammed. This register also contains a write counter, WRCNTS, that is incremented each time the MTPNV cells are reprogrammed (up to a maximum value of 111111; there is no overflow; performing a factory reset also increments the counter). This counter is provided for information purposes only; reprogramming will not be rejected when it reaches its maximum value. Factory preset values are restored if the following conditions apply continuously for at least td(↔ MTPNV) during battery power-up: pin RSTN is held LOW, CANH is pulled up to VBAT, CANL is pulled down to GND

After the factory preset values have been restored, the SBC performs a system reset and enters Forced normal Mode. Since the CAN-bus is clamped dominant, pin RXDC is forced LOW. Pin RXD is forced HIGH during the factory preset restore process (td(MTPNV)). A falling edge on RXD caused by bit PO being set after power-on indicates that the factory preset process has been completed. Note that the write counter, WRCNTS, in the MTPNV status register is incremented every time the factory presets are restored. [More...](#)

- struct [sbc\\_main\\_status\\_t](#)

Main status register structure. The Main status register can be accessed to monitor the status of the overtemperature warning flag and to determine whether the UJA1169 has entered Normal mode after initial power-up. It also indicates the source of the most recent reset event. [More...](#)

- struct [sbc\\_wtdog\\_status\\_t](#)

Watchdog status register structure. Information on the status of the watchdog is available from the Watchdog status register. This register also indicates whether Forced Normal and Software Development modes are active. [More...](#)

- struct [sbc\\_supply\\_status\\_t](#)

Supply voltage status register structure. V2/VEXT and V1 undervoltage and overvoltage status. [More...](#)

- struct [sbc\\_trans\\_stat\\_t](#)

Transceiver status register structure. There are stored CAN transceiver statuses. [More...](#)

- struct [sbc\\_gl\\_evnt\\_stat\\_t](#)

Global event status register. The microcontroller can monitor events via the event status registers. An extra status register, the Global event status register, is provided to help speed up software polling routines. By polling the Global event status register, the microcontroller can quickly determine the type of event captured (system, supply, transceiver or WAKE pin) and then query the relevant event status register. [More...](#)

- struct [sbc\\_sys\\_evnt\\_stat\\_t](#)

System event status register. Wake-up and interrupt event diagnosis in the UJA1169 is intended to provide the microcontroller with information on the status of a range of features and functions. This information is stored in the event status registers and is signaled on pin RXD, if enabled. [More...](#)

- struct [sbc\\_sup\\_evnt\\_stat\\_t](#)

Supply event status register. [More...](#)

- struct [sbc\\_trans\\_evnt\\_stat\\_t](#)

Transceiver event status register. [More...](#)

- struct [sbc\\_wake\\_evnt\\_stat\\_t](#)

WAKE pin event status register. [More...](#)

- struct [sbc\\_evn\\_capt\\_t](#)

Event capture registers structure. This structure contains Global event status, System event status, Supply event status, Transceiver event status, WAKE pin event status. [More...](#)

- struct [sbc\\_mtpnv\\_stat\\_t](#)

MTPNV status register. The MTPNV cells can be reprogrammed a maximum of 200 times (Ncy(W)MTP). Bit N↔VMPS in the MTPNV status register indicates whether the non-volatile cells can be reprogrammed. This register also contains a write counter, WRCNTS, that is incremented each time the MTPNV cells are reprogrammed (up to a maximum value of 111111; there is no overflow; performing a factory reset also increments the counter). This counter is provided for information purposes only; reprogramming will not be rejected when it reaches its maximum value. [More...](#)

- struct [sbc\\_status\\_group\\_t](#)

Status group structure. All statuses of SBC are stored in this structure. [More...](#)

## Macros

- #define [SBC\\_UJA\\_TIMEOUT](#) 1000U
- #define [SBC\\_UJA\\_COUNT\\_ID\\_REG](#) 4U
- #define [SBC\\_UJA\\_COUNT\\_MASK](#) 4U
- #define [SBC\\_UJA\\_COUNT\\_DMASK](#) 8U

## Typedefs

- typedef uint8\_t `sbc_fail_safe_rcc_t`  
*Fail-safe control register, reset counter control (0x02). incremented every time the SBC enters Reset mode while FNMC = 0; RCC overflows from 11 to 00; default at power-on is 00.*
- typedef uint8\_t `sbc_identifier_t`  
*ID registers, identifier format (0x27 to 0x2A). A valid WUF identifier is defined and stored in the ID registers. An ID mask can be defined to allow a group of identifiers to be recognized as valid by an individual node.*
- typedef uint8\_t `sbc_identif_mask_t`  
*ID mask registers (0x2B to 0x2E). The identifier mask is defined in the ID mask registers, where a 1 means dont care.*
- typedef uint8\_t `sbc_frame_ctr_dlc_t`  
*Frame control register, number of data bytes expected in a CAN frame (0x2F).*
- typedef uint8\_t `sbc_data_mask_t`  
*Data mask registers. The data field indicates the nodes to be woken up. Within the data field, groups of nodes can be predefined and associated with bits in a data mask. By comparing the incoming data field with the data mask, multiple groups of nodes can be woken up simultaneously with a single wake-up message.*
- typedef uint8\_t `sbc_mtpnv_stat_wrcnts_t`  
*MTPNV status register, write counter status (0x70). 6-bits - contains the number of times the MTPNV cells were reprogrammed.*

## Enumerations

- enum `sbc_register_t` {  
`SBC_UJA_WTDOG_CTR = 0x00U, SBC_UJA_MODE = 0x01U, SBC_UJA_FAIL_SAFE = 0x02U, SBC_UJA_MAIN = 0x03U,`  
`SBC_UJA_SYSTEM_EVNT = 0x04U, SBC_UJA_WTDOG_STAT = 0x05U, SBC_UJA_MEMORY_0 = 0x06U, SBC_UJA_MEMORY_1 = 0x07U,`  
`SBC_UJA_MEMORY_2 = 0x08U, SBC_UJA_MEMORY_3 = 0x09U, SBC_UJA_LOCK = 0x0AU, SBC_UJA_REGULATOR = 0x10U,`  
`SBC_UJA_SUPPLY_STAT = 0x1BU, SBC_UJA_SUPPLY_EVNT = 0x1CU, SBC_UJA_CAN = 0x20U, SBC_UJA_TRANS_STAT = 0x22U,`  
`SBC_UJA_TRANS_EVNT = 0x23U, SBC_UJA_DAT_RATE = 0x26U, SBC_UJA_IDENTIF_0 = 0x27U, SBC_UJA_IDENTIF_1 = 0x28U,`  
`SBC_UJA_IDENTIF_2 = 0x29U, SBC_UJA_IDENTIF_3 = 0x2AU, SBC_UJA_MASK_0 = 0x2BU, SBC_UJA_MASK_1 = 0x2CU,`  
`SBC_UJA_MASK_2 = 0x2DU, SBC_UJA_MASK_3 = 0x2EU, SBC_UJA_FRAME_CTR = 0x2FU, SBC_UJA_DAT_MASK_0 = 0x68U,`  
`SBC_UJA_DAT_MASK_1 = 0x69U, SBC_UJA_DAT_MASK_2 = 0x6AU, SBC_UJA_DAT_MASK_3 = 0x6BU, SBC_UJA_DAT_MASK_4 = 0x6CU,`  
`SBC_UJA_DAT_MASK_5 = 0x6DU, SBC_UJA_DAT_MASK_6 = 0x6EU, SBC_UJA_DAT_MASK_7 = 0x6FU, SBC_UJA_WAKE_STAT = 0x4BU,`  
`SBC_UJA_WAKE_EN = 0x4CU, SBC_UJA_GL_EVNT_STAT = 0x60U, SBC_UJA_SYS_EVNT_STAT = 0x61U, SBC_UJA_SUP_EVNT_STAT = 0x62U,`  
`SBC_UJA_TRANS_EVNT_STAT = 0x63U, SBC_UJA_WAKE_EVNT_STAT = 0x64U, SBC_UJA_MTPNV_STAT = 0x70U, SBC_UJA_START_UP = 0x73U,`  
`SBC_UJA_SBC = 0x74U, SBC_UJA_MTPNV_CRC = 0x75U, SBC_UJA_IDENTIF = 0x7EU }`

*Register map.*

- enum `sbc_wtdog_ctr_wmc_t` { `SBC_UJA_WTDOG_CTR_WMC_AUTO = SBC_UJA_WTDOG_CTR_WMC_F(1U), SBC_UJA_WTDOG_CTR_WMC_TIME = SBC_UJA_WTDOG_CTR_WMC_F(2U), SBC_UJA_WTDOG_CTR_WMC_WIND = SBC_UJA_WTDOG_CTR_WMC_F(4U) }`

*Watchdog control register, watchdog mode control (0x00). The UJA1169 contains a watchdog that supports three operating modes: Window, Timeout and Autonomous. In Window mode (available only in SBC Normal mode), a watchdog trigger event within a defined watchdog window triggers and resets the watchdog timer. In Timeout mode, the watchdog runs continuously and can be triggered and reset at any time within the watchdog period by a watchdog trigger. Watchdog time-out mode can also be used for cyclic wake-up of the microcontroller. In Autonomous mode, the watchdog can be off or autonomously in Timeout mode, depending on the selected SBC mode. The watchdog mode*

is selected via bits WMC in the Watchdog control register. The SBC must be in Standby mode when the watchdog mode is changed.

- enum `sbc_wtdog_ctr_nwp_t` { `SBC_UJA_WTD OG_CTR_NWP_8` = 0x08U, `SBC_UJA_WTD OG_CTR_NWP_16` = 0x01U, `SBC_UJA_WTD OG_CTR_NWP_32` = 0x02U, `SBC_UJA_WTD OG_CTR_NWP_64` = 0x0BU, `SBC_UJA_WTD OG_CTR_NWP_128` = 0x04U, `SBC_UJA_WTD OG_CTR_NWP_256` = 0x0DU, `SBC_UJA_WTD OG_CTR_NWP_1024` = 0x0EU, `SBC_UJA_WTD OG_CTR_NWP_4096` = 0x07U }

Watchdog control register, nominal watchdog period (0x00). Eight watchdog periods are supported, from 8 ms to 4096 ms. The watchdog period is programmed via bits NWP. The selected period is valid for both Window and Timeout modes. The default watchdog period is 128 ms. A watchdog trigger event resets the watchdog timer. A watchdog trigger event is any valid write access to the Watchdog control register. If the watchdog mode or the watchdog period have changed as a result of the write access, the new values are immediately valid.

- enum `sbc_mode_mc_t` { `SBC_UJA_MODE_MC_SLEEP` = 0x01U, `SBC_UJA_MODE_MC_STANDBY` = 0x04U, `SBC_UJA_MODE_MC_NORMAL` = 0x07U }

Mode control register, mode control (0x01)

- enum `sbc_fail_safe_lhc_t` { `SBC_UJA_FAIL_SAFE_LHC_FLOAT` = `SBC_UJA_FAIL_SAFE_LHC_F(0U)`, `SBC_UJA_FAIL_SAFE_LHC_LOW` = `SBC_UJA_FAIL_SAFE_LHC_F(1U)` }

Fail-safe control register, LIMP home control (0x02). The dedicated LIMP pin can be used to enable so called limp home hardware in the event of a serious ECU failure. Detectable failure conditions include SBC overtemperature events, loss of watchdog service, short-circuits on pins RSTN or V1 and user-initiated or external reset events. The LIMP pin is a battery-robust, active-LOW, open-drain output. The LIMP pin can also be forced LOW by setting bit LHC in the Fail-safe control register.

- enum `sbc_main_otws_t` { `SBC_UJA_MAIN_OTWS_BELOW` = `SBC_UJA_MAIN_OTWS_F(0U)`, `SBC_UJA_MAIN_OTWS_ABOVE` = `SBC_UJA_MAIN_OTWS_F(1U)` }

Main status register, Overtemperature warning status (0x03).

- enum `sbc_main_nms_t` { `SBC_UJA_MAIN_NMS_NORMAL` = `SBC_UJA_MAIN_NMS_F(0U)`, `SBC_UJA_MAIN_NMS_PWR_UP` = `SBC_UJA_MAIN_NMS_F(1U)` }

Main status register, normal mode status (0x03).

- enum `sbc_main_rss_t` { `SBC_UJA_MAIN_RSS_OFF_MODE` = 0x00U, `SBC_UJA_MAIN_RSS_CAN_WAKEUP` = 0x01U, `SBC_UJA_MAIN_RSS_SLP_WAKEUP` = 0x04U, `SBC_UJA_MAIN_RSS_OVF_SLP` = 0x0CU, `SBC_UJA_MAIN_RSS_DIAG_WAKEUP` = 0x0DU, `SBC_UJA_MAIN_RSS_WATCH_TRIG` = 0x0EU, `SBC_UJA_MAIN_RSS_WATCH_OVF` = 0x0FU, `SBC_UJA_MAIN_RSS_ILLEG_WATCH` = 0x10U, `SBC_UJA_MAIN_RSS_RSTN_PULDW` = 0x11U, `SBC_UJA_MAIN_RSS_LFT_OVERTM` = 0x12U, `SBC_UJA_MAIN_RSS_V1_UNDERV` = 0x13U, `SBC_UJA_MAIN_RSS_ILLEG_SLP` = 0x14U, `SBC_UJA_MAIN_RSS_WAKE_SLP` = 0x16U }

Main status register, Reset source status (0x03).

- enum `sbc_sys_evnt_otwe_t` { `SBC_UJA_SYS_EVNT_OTWE_DIS` = `SBC_UJA_SYS_EVNT_OTWE_F(0U)`, `SBC_UJA_SYS_EVNT_OTWE_EN` = `SBC_UJA_SYS_EVNT_OTWE_F(1U)` }

System event capture enable, overtemperature warning enable (0x04).

- enum `sbc_sys_evnt_spipe_t` { `SBC_UJA_SYS_EVNT_SPIPE_DIS` = `SBC_UJA_SYS_EVNT_SPIPE_F(0U)`, `SBC_UJA_SYS_EVNT_SPIPE_EN` = `SBC_UJA_SYS_EVNT_SPIPE_F(1U)` }

System event capture enable, SPI failure enable (0x04).

- enum `sbc_wtdog_stat_fnms_t` { `SBC_UJA_WTD OG_STAT_FNMS_N_NORMAL` = `SBC_UJA_WTD OG_STAT_FNMS_F(0U)`, `SBC_UJA_WTD OG_STAT_FNMS_NORMAL` = `SBC_UJA_WTD OG_STAT_FNMS_F(1U)` }

Watchdog status register, forced Normal mode status (0x05).

- enum `sbc_wtdog_stat_sdms_t` { `SBC_UJA_WTD OG_STAT_SDMS_N_NORMAL` = `SBC_UJA_WTD OG_STAT_SDMS_F(0U)`, `SBC_UJA_WTD OG_STAT_SDMS_NORMAL` = `SBC_UJA_WTD OG_STAT_SDMS_F(1U)` }

Watchdog status register, Software Development mode status (0x05).

- enum `sbc_wtdog_stat_wds_t` { `SBC_UJA_WTD OG_STAT_WDS_OFF` = `SBC_UJA_WTD OG_STAT_WDS_F(0U)`, `SBC_UJA_WTD OG_STAT_WDS_FIH` = `SBC_UJA_WTD OG_STAT_WDS_F(1U)`, `SBC_UJA_WTD OG_STAT_WDS_SEH` = `SBC_UJA_WTD OG_STAT_WDS_F(2U)` }

Watchdog status register, watchdog status (0x05).

- enum `sbc_lock_t` {  
`LK0C` = SBC\_UJA\_LOCK\_LK0C\_MASK, `LK1C` = SBC\_UJA\_LOCK\_LK1C\_MASK, `LK2C` = SBC\_UJA\_LO↔  
`CK_LK2C_MASK`, `LK3C` = SBC\_UJA\_LOCK\_LK3C\_MASK,  
`LK4C` = SBC\_UJA\_LOCK\_LK4C\_MASK, `LK5C` = SBC\_UJA\_LOCK\_LK5C\_MASK, `LK6C` = SBC\_UJA\_LO↔  
`CK_LK6C_MASK`, `LKAC` = SBC\_UJA\_LOCK\_LKNC\_MASK }  
*Lock control(0x0A). Sections of the register address area can be write-protected to protect against unintended mod-  
ifications. This facility only protects locked bits from being modified via the SPI and will not prevent the UJA1169  
updating status registers etc.*
- enum `sbc_regulator_pdc_t` { `SBC_UJA_REGULATOR_PDC_HV` = SBC\_UJA\_REGULATOR\_PDC\_F(0U),  
`SBC_UJA_REGULATOR_PDC_LV` = SBC\_UJA\_REGULATOR\_PDC\_F(1U) }  
*Regulator control register, power distribution control (0x10).*
- enum `sbc_regulator_v2c_t` { `SBC_UJA_REGULATOR_V2C_OFF` = SBC\_UJA\_REGULATOR\_V2C\_F(0U),  
`SBC_UJA_REGULATOR_V2C_N` = SBC\_UJA\_REGULATOR\_V2C\_F(1U), `SBC_UJA_REGULATOR_V2↔`  
`C_N_S_R` = SBC\_UJA\_REGULATOR\_V2C\_F(2U), `SBC_UJA_REGULATOR_V2C_N_S_S_R` = SBC\_UJ↔  
`A_REGULATOR_V2C_F(3U)` }  
*Regulator control register, V2/VEXT configuration (0x10).*
- enum `sbc_regulator_v1rtc_t` { `SBC_UJA_REGULATOR_V1RTC_90` = SBC\_UJA\_REGULATOR\_V1RTC↔  
`_F(0U)`, `SBC_UJA_REGULATOR_V1RTC_80` = SBC\_UJA\_REGULATOR\_V1RTC\_F(1U), `SBC_UJA_RE↔`  
`GULATOR_V1RTC_70` = SBC\_UJA\_REGULATOR\_V1RTC\_F(2U), `SBC_UJA_REGULATOR_V1RTC_60` =  
`SBC_UJA_REGULATOR_V1RTC_F(3U)` }  
*Regulator control register, set V1 reset threshold (0x10).*
- enum `sbc_supply_stat_v2s_t` { `SBC_UJA_SUPPLY_STAT_V2S_VOK` = SBC\_UJA\_SUPPLY\_STAT\_V2S↔  
`_F(0U)`, `SBC_UJA_SUPPLY_STAT_V2S_VBE` = SBC\_UJA\_SUPPLY\_STAT\_V2S\_F(1U), `SBC_UJA_SU↔`  
`PPLY_STAT_V2S_VAB` = SBC\_UJA\_SUPPLY\_STAT\_V2S\_F(2U), `SBC_UJA_SUPPLY_STAT_V2S_DIS` =  
`SBC_UJA_SUPPLY_STAT_V2S_F(3U)` }  
*Supply voltage status register, V2/VEXT status (0x1B).*
- enum `sbc_supply_stat_v1s_t` { `SBC_UJA_SUPPLY_STAT_V1S_VAB` = SBC\_UJA\_SUPPLY\_STAT\_V1S↔  
`_F(0U)`, `SBC_UJA_SUPPLY_STAT_V1S_VBE` = SBC\_UJA\_SUPPLY\_STAT\_V1S\_F(1U) }  
*Supply voltage status register, V1 status (0x1B).*
- enum `sbc_supply_evnt_v2oe_t` { `SBC_UJA_SUPPLY_EVNT_V2OE_DIS` = SBC\_UJA\_SUPPLY\_EVNT\_↔  
`V2OE_F(0U)`, `SBC_UJA_SUPPLY_EVNT_V2OE_EN` = SBC\_UJA\_SUPPLY\_EVNT\_V2OE\_F(1U) }  
*Supply event capture enable register, V2/VEXT overvoltage enable (0x1C).*
- enum `sbc_supply_evnt_v2ue_t` { `SBC_UJA_SUPPLY_EVNT_V2UE_DIS` = SBC\_UJA\_SUPPLY\_EVNT\_↔  
`V2UE_F(0U)`, `SBC_UJA_SUPPLY_EVNT_V2UE_EN` = SBC\_UJA\_SUPPLY\_EVNT\_V2UE\_F(1U) }  
*Supply event capture enable register, V2/VEXT undervoltage enable (0x1C).*
- enum `sbc_supply_evnt_v1ue_t` { `SBC_UJA_SUPPLY_EVNT_V1UE_DIS` = SBC\_UJA\_SUPPLY\_EVNT\_↔  
`V1UE_F(0U)`, `SBC_UJA_SUPPLY_EVNT_V1UE_EN` = SBC\_UJA\_SUPPLY\_EVNT\_V1UE\_F(1U) }  
*Supply event capture enable register, V1 undervoltage enable (0x1C).*
- enum `sbc_can_cfdc_t` { `SBC_UJA_CAN_CFDC_DIS` = SBC\_UJA\_CAN\_CFDC\_F(0U), `SBC_UJA_CAN_↔`  
`CFDC_EN` = SBC\_UJA\_CAN\_CFDC\_F(1U) }  
*CAN control register, CAN FD control (0x20).*
- enum `sbc_can_pncok_t` { `SBC_UJA_CAN_PNCOK_DIS` = SBC\_UJA\_CAN\_PNCOK\_F(0U), `SBC_UJA_C↔`  
`AN_PNCOK_EN` = SBC\_UJA\_CAN\_PNCOK\_F(1U) }  
*CAN control register, CAN partial networking configuration OK (0x20).*
- enum `sbc_can_cpnc_t` { `SBC_UJA_CAN_CPNC_DIS` = SBC\_UJA\_CAN\_CPNC\_F(0U), `SBC_UJA_CAN_↔`  
`CPNC_EN` = SBC\_UJA\_CAN\_CPNC\_F(1U) }  
*CAN control register, CAN partial networking control (0x20).*
- enum `sbc_can_cmc_t` { `SBC_UJA_CAN_CMC_OFMODE` = SBC\_UJA\_CAN\_CMC\_F(0U), `SBC_UJA_CA↔`  
`N_CMC_ACMODE_DA` = SBC\_UJA\_CAN\_CMC\_F(1U), `SBC_UJA_CAN_CMC_ACMODE_DD` = SBC\_U↔  
`JA_CAN_CMC_F(2U)`, `SBC_UJA_CAN_CMC_LISTEN` = SBC\_UJA\_CAN\_CMC\_F(3U) }  
*CAN control register, CAN mode control (0x20).*
- enum `sbc_trans_stat_cts_t` { `SBC_UJA_TRANS_STAT_CTS_INACT` = SBC\_UJA\_TRANS\_STAT\_CTS\_↔  
`F(0U)`, `SBC_UJA_TRANS_STAT_CTS_ACT` = SBC\_UJA\_TRANS\_STAT\_CTS\_F(1U) }  
*Transceiver status register, CAN transceiver status (0x22).*

- enum `sbc_trans_stat_cpnerr_t` { `SBC_UJA_TRANS_STAT_CPNERR_NO_DET` = `SBC_UJA_TRANS_STAT_CPNERR_F(0U)`, `SBC_UJA_TRANS_STAT_CPNERR_DET` = `SBC_UJA_TRANS_STAT_CPNERR_F(1U)` }  
*Transceiver status register, CAN partial networking error (0x22).*
- enum `sbc_trans_stat_cpns_t` { `SBC_UJA_TRANS_STAT_CPNS_ERR` = `SBC_UJA_TRANS_STAT_CPNS_F(0U)`, `SBC_UJA_TRANS_STAT_CPNS_OK` = `SBC_UJA_TRANS_STAT_CPNS_F(1U)` }  
*Transceiver status register, CAN partial networking status (0x22).*
- enum `sbc_trans_stat_coscs_t` { `SBC_UJA_TRANS_STAT_COSCS_NRUN` = `SBC_UJA_TRANS_STAT_COSCS_F(0U)`, `SBC_UJA_TRANS_STAT_COSCS_RUN` = `SBC_UJA_TRANS_STAT_COSCS_F(1U)` }  
*Transceiver status register, CAN oscillator status (0x22).*
- enum `sbc_trans_stat_cbss_t` { `SBC_UJA_TRANS_STAT_CBSS_ACT` = `SBC_UJA_TRANS_STAT_CBSS_F(0U)`, `SBC_UJA_TRANS_STAT_CBSS_INACT` = `SBC_UJA_TRANS_STAT_CBSS_F(1U)` }  
*Transceiver status register, CAN-bus silence status (0x22).*
- enum `sbc_trans_stat_vcs_t` { `SBC_UJA_TRANS_STAT_VCS_AB` = `SBC_UJA_TRANS_STAT_VCS_F(0U)`, `SBC_UJA_TRANS_STAT_VCS_BE` = `SBC_UJA_TRANS_STAT_VCS_F(1U)` }  
*Transceiver status register, VCAN status (0x22).*
- enum `sbc_trans_stat_cfs_t` { `SBC_UJA_TRANS_STAT_CFS_NO_TXD` = `SBC_UJA_TRANS_STAT_CFS_F(0U)`, `SBC_UJA_TRANS_STAT_CFS_TXD` = `SBC_UJA_TRANS_STAT_CFS_F(1U)` }  
*Transceiver status register, CAN failure status (0x22).*
- enum `sbc_trans_evt_cbse_t` { `SBC_UJA_TRANS_EVT_CBSE_DIS` = `SBC_UJA_TRANS_EVT_CBSE_F(0U)`, `SBC_UJA_TRANS_EVT_CBSE_EN` = `SBC_UJA_TRANS_EVT_CBSE_F(1U)` }  
*Transceiver event capture enable register, CAN-bus silence enable (0x23).*
- enum `sbc_trans_evt_cfe_t` { `SBC_UJA_TRANS_EVT_CFE_DIS` = `SBC_UJA_TRANS_EVT_CFE_F(0U)`, `SBC_UJA_TRANS_EVT_CFE_EN` = `SBC_UJA_TRANS_EVT_CFE_F(1U)` }  
*Transceiver event capture enable register, CAN failure enable (0x23).*
- enum `sbc_trans_evt_cwe_t` { `SBC_UJA_TRANS_EVT_CWE_DIS` = `SBC_UJA_TRANS_EVT_CWE_F(0U)`, `SBC_UJA_TRANS_EVT_CWE_EN` = `SBC_UJA_TRANS_EVT_CWE_F(1U)` }  
*Transceiver event capture enable register, CAN wake-up enable (0x23).*
- enum `sbc_dat_rate_t` {  
`SBC_UJA_DAT_RATE_CDR_50KB` = `SBC_UJA_DAT_RATE_CDR_F(0U)`, `SBC_UJA_DAT_RATE_CDR_100KB` = `SBC_UJA_DAT_RATE_CDR_F(1U)`, `SBC_UJA_DAT_RATE_CDR_125KB` = `SBC_UJA_DAT_RATE_CDR_F(2U)`, `SBC_UJA_DAT_RATE_CDR_250KB` = `SBC_UJA_DAT_RATE_CDR_F(3U)`,  
`SBC_UJA_DAT_RATE_CDR_500KB` = `SBC_UJA_DAT_RATE_CDR_F(5U)`, `SBC_UJA_DAT_RATE_CDR_1000KB` = `SBC_UJA_DAT_RATE_CDR_F(7U)` }  
*Data rate register, CAN data rate selection (0x26). CAN partial networking configuration registers. Dedicated registers are provided for configuring CAN partial networking.*
- enum `sbc_frame_ctr_ide_t` { `SBC_UJA_FRAME_CTR_IDE_11B` = `SBC_UJA_FRAME_CTR_IDE_F(0U)`, `SBC_UJA_FRAME_CTR_IDE_29B` = `SBC_UJA_FRAME_CTR_IDE_F(1U)` }  
*Frame control register, identifier format (0x2F). The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register.*
- enum `sbc_frame_ctr_pndm_t` { `SBC_UJA_FRAME_CTR_PNDM_DCARE` = `SBC_UJA_FRAME_CTR_PNDM_F(0U)`, `SBC_UJA_FRAME_CTR_PNDM_EVAL` = `SBC_UJA_FRAME_CTR_PNDM_F(1U)` }  
*Frame control register, partial networking data mask (0x2F).*
- enum `sbc_wake_stat_wpvs_t` { `SBC_UJA_WAKE_STAT_WPVS_BE` = `SBC_UJA_WAKE_STAT_WPVS_F(0U)`, `SBC_UJA_WAKE_STAT_WPVS_AB` = `SBC_UJA_WAKE_STAT_WPVS_F(1U)` }  
*WAKE pin status register, WAKE pin status (0x4B).*
- enum `sbc_wake_en_wpre_t` { `SBC_UJA_WAKE_EN_WPRE_DIS` = `SBC_UJA_WAKE_EN_WPRE_F(0U)`, `SBC_UJA_WAKE_EN_WPRE_EN` = `SBC_UJA_WAKE_EN_WPRE_F(1U)` }  
*WAKE pin event capture enable register, WAKE pin rising-edge enable (0x4C).*
- enum `sbc_wake_en_wpfe_t` { `SBC_UJA_WAKE_EN_WPFE_DIS` = `SBC_UJA_WAKE_EN_WPFE_F(0U)`, `SBC_UJA_WAKE_EN_WPFE_EN` = `SBC_UJA_WAKE_EN_WPFE_F(1U)` }  
*WAKE pin event capture enable register, WAKE pin falling-edge enable (0x4C).*
- enum `sbc_gl_evt_stat_wpe_t` { `SBC_UJA_GL_EVT_STAT_WPE_NO` = `SBC_UJA_GL_EVT_STAT_WPE_F(0U)`, `SBC_UJA_GL_EVT_STAT_WPE` = `SBC_UJA_GL_EVT_STAT_WPE_F(1U)` }

*Global event status register, WAKE pin event (0x60).*

- enum `sbc_gl_evnt_stat_trxe_t` { `SBC_UJA_GL_EVNT_STAT_TRXE_NO` = `SBC_UJA_GL_EVNT_STAT_↔_TRXE_F(0U)`, `SBC_UJA_GL_EVNT_STAT_TRXE` = `SBC_UJA_GL_EVNT_STAT_TRXE_F(1U)` }

*Global event status register, transceiver event (0x60).*

- enum `sbc_gl_evnt_stat_supe_t` { `SBC_UJA_GL_EVNT_STAT_SUPE_NO` = `SBC_UJA_GL_EVNT_STAT_↔_SUPE_F(0U)`, `SBC_UJA_GL_EVNT_STAT_SUPE` = `SBC_UJA_GL_EVNT_STAT_SUPE_F(1U)` }

*Global event status register, supply event (0x60).*

- enum `sbc_gl_evnt_stat_syse_t` { `SBC_UJA_GL_EVNT_STAT_SYSE_NO` = `SBC_UJA_GL_EVNT_STAT_↔_SYSE_F(0U)`, `SBC_UJA_GL_EVNT_STAT_SYSE` = `SBC_UJA_GL_EVNT_STAT_SYSE_F(1U)` }

*Global event status register, system event (0x60).*

- enum `sbc_sys_evnt_stat_po_t` { `SBC_UJA_SYS_EVNT_STAT_PO_NO` = `SBC_UJA_SYS_EVNT_STAT_↔_PO_F(0U)`, `SBC_UJA_SYS_EVNT_STAT_PO` = `SBC_UJA_SYS_EVNT_STAT_PO_F(1U)` }

*System event status register, power-on (0x61).*

- enum `sbc_sys_evnt_stat_otw_t` { `SBC_UJA_SYS_EVNT_STAT_OTW_NO` = `SBC_UJA_SYS_EVNT_ST_↔_AT_OTW_F(0U)`, `SBC_UJA_SYS_EVNT_STAT_OTW` = `SBC_UJA_SYS_EVNT_STAT_OTW_F(1U)` }

*System event status register, overtemperature warning (0x61).*

- enum `sbc_sys_evnt_stat_spif_t` { `SBC_UJA_SYS_EVNT_STAT_SPIF_NO` = `SBC_UJA_SYS_EVNT_STA_↔_T_SPIF_F(0U)`, `SBC_UJA_SYS_EVNT_STAT_SPIF` = `SBC_UJA_SYS_EVNT_STAT_SPIF_F(1U)` }

*System event status register, SPI failure (0x61).*

- enum `sbc_sys_evnt_stat_wdf_t` { `SBC_UJA_SYS_EVNT_STAT_WDF_NO` = `SBC_UJA_SYS_EVNT_ST_↔_AT_WDF_F(0U)`, `SBC_UJA_SYS_EVNT_STAT_WDF` = `SBC_UJA_SYS_EVNT_STAT_WDF_F(1U)` }

*System event status register, watchdog failure (0x61).*

- enum `sbc_sup_evnt_stat_v2o_t` { `SBC_UJA_SUP_EVNT_STAT_V2O_NO` = `SBC_UJA_SUP_EVNT_ST_↔_AT_V2O_F(0U)`, `SBC_UJA_SUP_EVNT_STAT_V2O` = `SBC_UJA_SUP_EVNT_STAT_V2O_F(1U)` }

*Supply event status register, V2/VEXT overvoltage (0x62).*

- enum `sbc_sup_evnt_stat_v2u_t` { `SBC_UJA_SUP_EVNT_STAT_V2U_NO` = `SBC_UJA_SUP_EVNT_STA_↔_T_V2U_F(0U)`, `SBC_UJA_SUP_EVNT_STAT_V2U` = `SBC_UJA_SUP_EVNT_STAT_V2U_F(1U)` }

*Supply event status register, V2/VEXT undervoltage (0x62).*

- enum `sbc_sup_evnt_stat_v1u_t` { `SBC_UJA_SUP_EVNT_STAT_V1U_NO` = `SBC_UJA_SUP_EVNT_STA_↔_T_V1U_F(0U)`, `SBC_UJA_SUP_EVNT_STAT_V1U` = `SBC_UJA_SUP_EVNT_STAT_V1U_F(1U)` }

*Supply event status register, V1 undervoltage (0x62).*

- enum `sbc_trans_evnt_stat_pnfde_t` { `SBC_UJA_TRANS_EVNT_STAT_PNFDE_NO` = `SBC_UJA_TRANS_↔_EVNT_STAT_PNFDE_F(0U)`, `SBC_UJA_TRANS_EVNT_STAT_PNFDE` = `SBC_UJA_TRANS_EVNT_S_↔_TAT_PNFDE_F(1U)` }

*Transceiver event status register, partial networking frame detection error (0x63).*

- enum `sbc_trans_evnt_stat_cbs_t` { `SBC_UJA_TRANS_EVNT_STAT_CBS_NO` = `SBC_UJA_TRANS_EV_↔_NT_STAT_CBS_F(0U)`, `SBC_UJA_TRANS_EVNT_STAT_CBS` = `SBC_UJA_TRANS_EVNT_STAT_CBS_↔_F(1U)` }

*Transceiver event status register, CAN-bus status (0x63).*

- enum `sbc_trans_evnt_stat_cf_t` { `SBC_UJA_TRANS_EVNT_STAT_CF_NO` = `SBC_UJA_TRANS_EVNT_↔_STAT_CF_F(0U)`, `SBC_UJA_TRANS_EVNT_STAT_CF` = `SBC_UJA_TRANS_EVNT_STAT_CF_F(1U)` }

*Transceiver event status register, CAN failure (0x63).*

- enum `sbc_trans_evnt_stat_cw_t` { `SBC_UJA_TRANS_EVNT_STAT_CW_NO` = `SBC_UJA_TRANS_EVN_↔_T_STAT_CW_F(0U)`, `SBC_UJA_TRANS_EVNT_STAT_CW` = `SBC_UJA_TRANS_EVNT_STAT_CW_F(1U)` }

*Transceiver event status register, CAN wake-up (0x63).*

- enum `sbc_wake_evnt_stat_wpr_t` { `SBC_UJA_WAKE_EVNT_STAT_WPR_NO` = `SBC_UJA_WAKE_EVN_↔_T_STAT_WPR_F(0U)`, `SBC_UJA_WAKE_EVNT_STAT_WPR` = `SBC_UJA_WAKE_EVNT_STAT_WPR_↔_F(1U)` }

*WAKE pin event status register, WAKE pin rising edge (0x64).*

- enum `sbc_wake_evnt_stat_wpf_t` { `SBC_UJA_WAKE_EVNT_STAT_WPF_NO` = `SBC_UJA_WAKE_EVNT_↔_STAT_WPF_F(0U)`, `SBC_UJA_WAKE_EVNT_STAT_WPF` = `SBC_UJA_WAKE_EVNT_STAT_WPF_F(1_↔_U)` }

*WAKE pin event status register, WAKE pin falling edge (0x64).*

- enum [sbc\\_mtpnv\\_stat\\_eccs\\_t](#) { [SBC\\_UJA\\_MTPNV\\_STAT\\_ECCS\\_NO](#) = SBC\_UJA\_MTPNV\_STAT\_ECCS\_F(0U), [SBC\\_UJA\\_MTPNV\\_STAT\\_ECCS](#) = SBC\_UJA\_MTPNV\_STAT\_ECCS\_F(1U) }

*MTPNV status register, error correction code status (0x70).*

- enum [sbc\\_mtpnv\\_stat\\_nvmps\\_t](#) { [SBC\\_UJA\\_MTPNV\\_STAT\\_NVMPNS\\_NO](#) = SBC\_UJA\_MTPNV\_STAT\_NVMPNS\_F(0U), [SBC\\_UJA\\_MTPNV\\_STAT\\_NVMPNS](#) = SBC\_UJA\_MTPNV\_STAT\_NVMPNS\_F(1U) }

*MTPNV status register, non-volatile memory programming status (0x70).*

- enum [sbc\\_start\\_up\\_rlc\\_t](#) { [SBC\\_UJA\\_START\\_UP\\_RLC\\_20\\_25p0](#) = SBC\_UJA\_START\_UP\_RLC\_F(0U), [SBC\\_UJA\\_START\\_UP\\_RLC\\_10\\_12p5](#) = SBC\_UJA\_START\_UP\_RLC\_F(1U), [SBC\\_UJA\\_START\\_UP\\_RLC\\_03p6\\_05](#) = SBC\_UJA\_START\_UP\_RLC\_F(2U), [SBC\\_UJA\\_START\\_UP\\_RLC\\_01\\_01p5](#) = SBC\_UJA\_START\_UP\_RLC\_F(3U) }

*Start-up control register, RSTN output reset pulse width macros (0x73).*

- enum [sbc\\_start\\_up\\_v2suc\\_t](#) { [SBC\\_UJA\\_START\\_UP\\_V2SUC\\_00](#) = SBC\_UJA\_START\_UP\_V2SUC\_F(0U), [SBC\\_UJA\\_START\\_UP\\_V2SUC\\_11](#) = SBC\_UJA\_START\_UP\_V2SUC\_F(1U) }

*Start-up control register, V2/VEXT start-up control (0x73).*

- enum [sbc\\_sbc\\_v1rtsuc\\_t](#) { [SBC\\_UJA\\_SBC\\_V1RTSUC\\_90](#) = SBC\_UJA\_SBC\_V1RTSUC\_F(0U), [SBC\\_UJA\\_SBC\\_V1RTSUC\\_80](#) = SBC\_UJA\_SBC\_V1RTSUC\_F(1U), [SBC\\_UJA\\_SBC\\_V1RTSUC\\_70](#) = SBC\_UJA\_SBC\_V1RTSUC\_F(2U), [SBC\\_UJA\\_SBC\\_V1RTSUC\\_60](#) = SBC\_UJA\_SBC\_V1RTSUC\_F(3U) }

*SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up (0x74).*

- enum [sbc\\_sbc\\_fnmc\\_t](#) { [SBC\\_UJA\\_SBC\\_FNMC\\_DIS](#) = SBC\_UJA\_SBC\_FNMC\_F(0U), [SBC\\_UJA\\_SBC\\_FNMC\\_EN](#) = SBC\_UJA\_SBC\_FNMC\_F(1U) }

*SBC configuration control register, Forced Normal mode control (0x74).*

- enum [sbc\\_sbc\\_sdmc\\_t](#) { [SBC\\_UJA\\_SBC\\_SDMC\\_DIS](#) = SBC\_UJA\_SBC\_SDMC\_F(0U), [SBC\\_UJA\\_SBC\\_SDMC\\_EN](#) = SBC\_UJA\_SBC\_SDMC\_F(1U) }

*SBC configuration control register, Software Development mode control (0x74).*

- enum [sbc\\_sbc\\_slpc\\_t](#) { [SBC\\_UJA\\_SBC\\_SLPC\\_AC](#) = SBC\_UJA\_SBC\_SLPC\_F(0U), [SBC\\_UJA\\_SBC\\_SLPC\\_IG](#) = SBC\_UJA\_SBC\_SLPC\_F(1U) }

*SBC configuration control register, Sleep control (0x74).*

## 14.101.2 Data Structure Documentation

### 14.101.2.1 struct [sbc\\_wtdog\\_ctr\\_t](#)

Watchdog control register structure. Watchdog configuration structure.

Implements : [sbc\\_wtdog\\_ctr\\_t\\_Class](#)

Definition at line 1087 of file [sbc\\_uja1169\\_driver.h](#).

#### Data Fields

- [sbc\\_wtdog\\_ctr\\_wmc\\_t modeControl](#)
- [sbc\\_wtdog\\_ctr\\_nwp\\_t nominalPeriod](#)

#### Field Documentation

##### 14.101.2.1.1 [sbc\\_wtdog\\_ctr\\_wmc\\_t modeControl](#)

Watchdog mode control.

Definition at line 1088 of file [sbc\\_uja1169\\_driver.h](#).

##### 14.101.2.1.2 [sbc\\_wtdog\\_ctr\\_nwp\\_t nominalPeriod](#)

Nominal watchdog period.

Definition at line 1089 of file [sbc\\_uja1169\\_driver.h](#).

### 14.101.2.2 struct sbc\_sbc\_t

SBC configuration control register structure. Two operating modes have a major impact on the operation of the watchdog: Forced Normal mode and Software Development mode (Software Development mode is provided for test and development purposes only and is not a dedicated SBC operating mode; the UJA1169 can be in any functional operating mode with Software Development mode enabled). These modes are enabled and disabled via bits FNMC and SDMC respectively in the SBC configuration control register. Note that this register is located in the non-volatile memory area. The watchdog is disabled in Forced Normal mode (FNM). In Software Development mode (SDM), the watchdog can be disabled or activated for test and software debugging purposes.

Implements : `sbc_sbc_t_Class`

Definition at line 1108 of file `sbc_uja1169_driver.h`.

#### Data Fields

- [sbc\\_sbc\\_v1rtsuc\\_t v1rtsuc](#)
- [sbc\\_sbc\\_fnmc\\_t fnmc](#)
- [sbc\\_sbc\\_sdmc\\_t sdmc](#)
- [sbc\\_sbc\\_slpc\\_t slpc](#)

#### Field Documentation

##### 14.101.2.2.1 sbc\_sbc\_fnmc\_t fnmc

Forced Normal mode control.

Definition at line 1111 of file `sbc_uja1169_driver.h`.

##### 14.101.2.2.2 sbc\_sbc\_sdmc\_t sdmc

Software Development mode control.

Definition at line 1112 of file `sbc_uja1169_driver.h`.

##### 14.101.2.2.3 sbc\_sbc\_slpc\_t slpc

Sleep control.

Definition at line 1114 of file `sbc_uja1169_driver.h`.

##### 14.101.2.2.4 sbc\_sbc\_v1rtsuc\_t v1rtsuc

V1 undervoltage threshold (defined by bit V1RTC) at start-up (0x74).

Definition at line 1109 of file `sbc_uja1169_driver.h`.

### 14.101.2.3 struct sbc\_start\_up\_t

Start-up control register structure. This structure contains settings of RSTN output reset pulse width and V2/VEXT start-up control.

Implements : `sbc_start_up_t_Class`

Definition at line 1124 of file `sbc_uja1169_driver.h`.

#### Data Fields

- [sbc\\_start\\_up\\_rlc\\_t rlc](#)
- [sbc\\_start\\_up\\_v2suc\\_t v2suc](#)

#### Field Documentation

#### 14.101.2.3.1 `sbc_start_up_ri_t rlc`

RSTN output reset pulse width macros.

Definition at line 1125 of file `sbc_uja1169_driver.h`.

#### 14.101.2.3.2 `sbc_start_up_v2suc_t v2suc`

V2/VEXT start-up control.

Definition at line 1127 of file `sbc_uja1169_driver.h`.

#### 14.101.2.4 `struct sbc_regulator_t`

Regulator control register structure. This structure set power distribution control, V2/VEXT configuration, set V1 reset threshold.

Implements : `sbc_regulator_t_Class`

Definition at line 1137 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_regulator\\_pdc\\_t pdc](#)
- [sbc\\_regulator\\_v2c\\_t v2c](#)
- [sbc\\_regulator\\_v1rtc\\_t v1rtc](#)

##### Field Documentation

#### 14.101.2.4.1 `sbc_regulator_pdc_t pdc`

Power distribution control.

Definition at line 1138 of file `sbc_uja1169_driver.h`.

#### 14.101.2.4.2 `sbc_regulator_v1rtc_t v1rtc`

Set V1 reset threshold.

Definition at line 1140 of file `sbc_uja1169_driver.h`.

#### 14.101.2.4.3 `sbc_regulator_v2c_t v2c`

V2/VEXT configuration.

Definition at line 1139 of file `sbc_uja1169_driver.h`.

#### 14.101.2.5 `struct sbc_supply_evnt_t`

Supply event capture enable register structure. This structure enables or disables detection of V2/VEXT overvoltage, undervoltage and V1 undervoltage enable.

Implements : `sbc_supply_evnt_t_Class`

Definition at line 1150 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_supply\\_evnt\\_v2oe\\_t v2oe](#)
- [sbc\\_supply\\_evnt\\_v2ue\\_t v2ue](#)
- [sbc\\_supply\\_evnt\\_v1ue\\_t v1ue](#)

##### Field Documentation

#### 14.101.2.5.1 `sbc_supply_evnt_v1ue_t v1ue`

SV1 undervoltage enable.

Definition at line 1153 of file `sbc_uja1169_driver.h`.

#### 14.101.2.5.2 `sbc_supply_evnt_v2oe_t v2oe`

V2/VEXT overvoltage enable.

Definition at line 1151 of file `sbc_uja1169_driver.h`.

#### 14.101.2.5.3 `sbc_supply_evnt_v2ue_t v2ue`

V2/VEXT undervoltage enable.

Definition at line 1152 of file `sbc_uja1169_driver.h`.

#### 14.101.2.6 `struct sbc_sys_evnt_t`

System event capture enable register structure. This structure enables or disables overtemperature warning, SPI failure enable.

Implements : `sbc_sys_evnt_t_Class`

Definition at line 1163 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_sys\\_evnt\\_otwe\\_t otwe](#)
- [sbc\\_sys\\_evnt\\_spife\\_t spife](#)

##### Field Documentation

#### 14.101.2.6.1 `sbc_sys_evnt_otwe_t otwe`

Overtemperature warning enable.

Definition at line 1164 of file `sbc_uja1169_driver.h`.

#### 14.101.2.6.2 `sbc_sys_evnt_spife_t spife`

SPI failure enable.

Definition at line 1165 of file `sbc_uja1169_driver.h`.

#### 14.101.2.7 `struct sbc_can_ctr_t`

CAN control register structure. This structure configure CAN peripheral behavior.

Implements : `sbc_can_ctr_t_Class`

Definition at line 1174 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_can\\_cfdc\\_t cfdc](#)
- [sbc\\_can\\_pncok\\_t pncok](#)
- [sbc\\_can\\_cpnc\\_t cpnc](#)
- [sbc\\_can\\_cmc\\_t cmc](#)

##### Field Documentation

#### 14.101.2.7.1 `sbc_can_cfdc_t cfdc`

CAN FD control.

Definition at line 1175 of file sbc\_uja1169\_driver.h.

#### 14.101.2.7.2 `sbc_can_cmc_t cmc`

CAN mode control.

Definition at line 1180 of file sbc\_uja1169\_driver.h.

#### 14.101.2.7.3 `sbc_can_cpnc_t cpnc`

CAN partial. networking control.

Definition at line 1178 of file sbc\_uja1169\_driver.h.

#### 14.101.2.7.4 `sbc_can_pncok_t pncok`

CAN partial networking. configuration OK.

Definition at line 1176 of file sbc\_uja1169\_driver.h.

#### 14.101.2.8 `struct sbc_trans_evnt_t`

Transceiver event capture enable register structure. Can bus silence, Can failure and Can wake-up settings.

Implements : `sbc_trans_evnt_t_Class`

Definition at line 1189 of file sbc\_uja1169\_driver.h.

##### Data Fields

- [sbc\\_trans\\_evnt\\_cbse\\_t cbse](#)
- [sbc\\_trans\\_evnt\\_cfe\\_t cfe](#)
- [sbc\\_trans\\_evnt\\_cwe\\_t cwe](#)

##### Field Documentation

#### 14.101.2.8.1 `sbc_trans_evnt_cbse_t cbse`

CAN-bus silence enable.

Definition at line 1190 of file sbc\_uja1169\_driver.h.

#### 14.101.2.8.2 `sbc_trans_evnt_cfe_t cfe`

CAN failure enable.

Definition at line 1191 of file sbc\_uja1169\_driver.h.

#### 14.101.2.8.3 `sbc_trans_evnt_cwe_t cwe`

CAN wake-up enable.

Definition at line 1192 of file sbc\_uja1169\_driver.h.

#### 14.101.2.9 `struct sbc_frame_t`

Frame control register structure. The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register.

Implements : `sbc_frame_t_Class`

Definition at line 1202 of file sbc\_uja1169\_driver.h.

##### Data Fields

- [sbc\\_frame\\_ctr\\_ide\\_t ide](#)

- [sbc\\_frame\\_ctr\\_pndm\\_t pndm](#)
- [sbc\\_frame\\_ctr\\_dlc\\_t dlc](#)

#### Field Documentation

##### 14.101.2.9.1 [sbc\\_frame\\_ctr\\_dlc\\_t dlc](#)

Number of data bytes expected.

Definition at line 1205 of file sbc\_uja1169\_driver.h.

##### 14.101.2.9.2 [sbc\\_frame\\_ctr\\_ide\\_t ide](#)

Identifier format.

Definition at line 1203 of file sbc\_uja1169\_driver.h.

##### 14.101.2.9.3 [sbc\\_frame\\_ctr\\_pndm\\_t pndm](#)

Partial networking data mask.

Definition at line 1204 of file sbc\_uja1169\_driver.h.

##### 14.101.2.10 [struct sbc\\_can\\_conf\\_t](#)

CAN configuration group structure. This structure configure CAN peripheral behavior.

Implements : [sbc\\_can\\_conf\\_t\\_Class](#)

Definition at line 1214 of file sbc\_uja1169\_driver.h.

#### Data Fields

- [sbc\\_can\\_ctr\\_t canConf](#)
- [sbc\\_trans\\_evnt\\_t canTransEvnt](#)
- [sbc\\_dat\\_rate\\_t datRate](#)
- [sbc\\_identif\\_t identif \[SBC\\_UJA\\_COUNT\\_ID\\_REG\]](#)
- [sbc\\_identif\\_mask\\_t mask \[SBC\\_UJA\\_COUNT\\_MASK\]](#)
- [sbc\\_frame\\_t frame](#)
- [sbc\\_data\\_mask\\_t dataMask \[SBC\\_UJA\\_COUNT\\_DMASK\]](#)

#### Field Documentation

##### 14.101.2.10.1 [sbc\\_can\\_ctr\\_t canConf](#)

CAN control register.

Definition at line 1215 of file sbc\_uja1169\_driver.h.

##### 14.101.2.10.2 [sbc\\_trans\\_evnt\\_t canTransEvnt](#)

Transceiver event capture enable register.

Definition at line 1216 of file sbc\_uja1169\_driver.h.

##### 14.101.2.10.3 [sbc\\_data\\_mask\\_t dataMask\[SBC\\_UJA\\_COUNT\\_DMASK\]](#)

Data mask 0 - 7 configuration.

Definition at line 1222 of file sbc\_uja1169\_driver.h.

##### 14.101.2.10.4 [sbc\\_dat\\_rate\\_t datRate](#)

CAN data rate selection.

Definition at line 1218 of file sbc\_uja1169\_driver.h.

#### 14.101.2.10.5 `sbc_frame_t` frame

Frame control register.

Definition at line 1221 of file `sbc_uja1169_driver.h`.

#### 14.101.2.10.6 `sbc_identifier_t` identif[SBC\_UJA\_COUNT\_ID\_REG]

ID registers.

Definition at line 1219 of file `sbc_uja1169_driver.h`.

#### 14.101.2.10.7 `sbc_identif_mask_t` mask[SBC\_UJA\_COUNT\_MASK]

ID mask registers.

Definition at line 1220 of file `sbc_uja1169_driver.h`.

#### 14.101.2.11 `struct sbc_wake_t`

WAKE pin event capture enable register structure. Local wake-up is enabled via bits WPRE and WPFE in the WAKE pin event capture enable register. A wake-up event is triggered by a LOW-to-HIGH (if WPRE = 1) and/or a HIGH-to-LOW (if WPFE = 1) transition on the WAKE pin. This arrangement allows for maximum flexibility when designing a local wake-up circuit. In applications that do not use the local wake-up facility, local wake-up should be disabled and the WAKE pin connected to GND.

Implements : `sbc_wake_t_Class`

Definition at line 1237 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_wake\\_en\\_wpre\\_t](#) wpre
- [sbc\\_wake\\_en\\_wpfe\\_t](#) wpfe

##### Field Documentation

#### 14.101.2.11.1 `sbc_wake_en_wpfe_t` wpfe

WAKE pin falling-edge enable.

Definition at line 1239 of file `sbc_uja1169_driver.h`.

#### 14.101.2.11.2 `sbc_wake_en_wpre_t` wpre

WAKE pin rising-edge enable.

Definition at line 1238 of file `sbc_uja1169_driver.h`.

#### 14.101.2.12 `struct sbc_regulator_ctr_t`

Regulator control register group. This structure is group of regulator settings.

Implements : `sbc_regulator_ctr_t_Class`

Definition at line 1248 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_regulator\\_t](#) regulator
- [sbc\\_supply\\_evnt\\_t](#) supplyEvt

##### Field Documentation

#### 14.101.2.12.1 `sbc_regulator_t` regulator

Regulator control register.

Definition at line 1249 of file `sbc_uja1169_driver.h`.

#### 14.101.2.12.2 `sbc_supply_evnt_t` supplyEvt

Supply event capture enable register.

Definition at line 1250 of file `sbc_uja1169_driver.h`.

#### 14.101.2.13 `struct sbc_int_config_t`

Init configuration structure. This structure is used for initialization of sbc.

Implements : `sbc_int_config_t_Class`

Definition at line 1260 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_regulator\\_ctr\\_t](#) regulatorCtr
- [sbc\\_wtdog\\_ctr\\_t](#) watchdog
- [sbc\\_mode\\_mc\\_t](#) mode
- [sbc\\_fail\\_safe\\_lhc\\_t](#) lhc
- [sbc\\_sys\\_evnt\\_t](#) sysEvt
- [sbc\\_lock\\_t](#) lockMask
- [sbc\\_can\\_conf\\_t](#) can
- [sbc\\_wake\\_t](#) wakePin

##### Field Documentation

#### 14.101.2.13.1 `sbc_can_conf_t` can

CAN configuration group.

Definition at line 1268 of file `sbc_uja1169_driver.h`.

#### 14.101.2.13.2 `sbc_fail_safe_lhc_t` lhc

LIMP home control.

Definition at line 1264 of file `sbc_uja1169_driver.h`.

#### 14.101.2.13.3 `sbc_lock_t` lockMask

Lock control register.

Definition at line 1267 of file `sbc_uja1169_driver.h`.

#### 14.101.2.13.4 `sbc_mode_mc_t` mode

Mode control register.

Definition at line 1263 of file `sbc_uja1169_driver.h`.

#### 14.101.2.13.5 `sbc_regulator_ctr_t` regulatorCtr

Regulator control register group.

Definition at line 1261 of file `sbc_uja1169_driver.h`.

#### 14.101.2.13.6 `sbc_sys_evnt_t` sysEvt

System event capture enable registers.

Definition at line 1265 of file sbc\_uja1169\_driver.h.

#### 14.101.2.13.7 `sbc_wake_t` wakePin

WAKE pin event capture enable register.

Definition at line 1269 of file sbc\_uja1169\_driver.h.

#### 14.101.2.13.8 `sbc_wtdog_ctr_t` watchdog

Watchdog control register.

Definition at line 1262 of file sbc\_uja1169\_driver.h.

#### 14.101.2.14 `struct sbc_factories_conf_t`

Factory configuration structure. It contains Start-up control register and SBC configuration control register. This is non-volatile memory with limited write access. The MTPNV cells can be reprogrammed a maximum of 200 times (Ncy(W)MTP; Bit NVMP5 in the MTPNV status register indicates whether the non-volatile cells can be reprogrammed. This register also contains a write counter, WRCNTS, that is incremented each time the MTPNV cells are reprogrammed (up to a maximum value of 111111; there is no overflow; performing a factory reset also increments the counter). This counter is provided for information purposes only; reprogramming will not be rejected when it reaches its maximum value. Factory preset values are restored if the following conditions apply continuously for at least  $td(MTPNV)$  during battery power-up: pin RSTN is held LOW, CANH is pulled up to VBAT, CANL is pulled down to GND. After the factory preset values have been restored, the SBC performs a system reset and enters Forced normal Mode. Since the CAN-bus is clamped dominant, pin RXDC is forced LOW. Pin RXD is forced HIGH during the factory preset restore process ( $td(MTPNV)$ ). A falling edge on RXD caused by bit PO being set after power-on indicates that the factory preset process has been completed. Note that the write counter, WRCNTS, in the MTPNV status register is incremented every time the factory presets are restored.

Implements : `sbc_factories_conf_t_Class`

Definition at line 1299 of file sbc\_uja1169\_driver.h.

#### Data Fields

- [sbc\\_start\\_up\\_t](#) startUp
- [sbc\\_sbc\\_t](#) control

#### Field Documentation

##### 14.101.2.14.1 `sbc_sbc_t` control

SBC configuration control register. Note that this register is located in the non-volatile memory area.

Definition at line 1301 of file sbc\_uja1169\_driver.h.

##### 14.101.2.14.2 `sbc_start_up_t` startUp

Start-up control register.

Definition at line 1300 of file sbc\_uja1169\_driver.h.

#### 14.101.2.15 `struct sbc_main_status_t`

Main status register structure. The Main status register can be accessed to monitor the status of the overtemperature warning flag and to determine whether the UJA1169 has entered Normal mode after initial power-up. It also indicates the source of the most recent reset event.

Implements : `sbc_main_status_t_Class`

Definition at line 1315 of file sbc\_uja1169\_driver.h.

### Data Fields

- [sbc\\_main\\_otws\\_t otws](#)
- [sbc\\_main\\_nms\\_t nms](#)
- [sbc\\_main\\_rss\\_t rss](#)

### Field Documentation

#### 14.101.2.15.1 `sbc_main_nms_t nms`

Normal mode status.

Definition at line 1317 of file `sbc_uja1169_driver.h`.

#### 14.101.2.15.2 `sbc_main_otws_t otws`

Overtemperature warning status.

Definition at line 1316 of file `sbc_uja1169_driver.h`.

#### 14.101.2.15.3 `sbc_main_rss_t rss`

Reset source status.

Definition at line 1318 of file `sbc_uja1169_driver.h`.

#### 14.101.2.16 `struct sbc_wtdog_status_t`

Watchdog status register structure. Information on the status of the watchdog is available from the Watchdog status register. This register also indicates whether Forced Normal and Software Development modes are active.

Implements : `sbc_wtdog_status_t_Class`

Definition at line 1329 of file `sbc_uja1169_driver.h`.

### Data Fields

- [sbc\\_wtdog\\_stat\\_fnms\\_t fnms](#)
- [sbc\\_wtdog\\_stat\\_sdms\\_t sdms](#)
- [sbc\\_wtdog\\_stat\\_wds\\_t wds](#)

### Field Documentation

#### 14.101.2.16.1 `sbc_wtdog_stat_fnms_t fnms`

Forced Normal mode status.

Definition at line 1330 of file `sbc_uja1169_driver.h`.

#### 14.101.2.16.2 `sbc_wtdog_stat_sdms_t sdms`

Software Development mode status.

Definition at line 1331 of file `sbc_uja1169_driver.h`.

#### 14.101.2.16.3 `sbc_wtdog_stat_wds_t wds`

Watchdog status.

Definition at line 1332 of file `sbc_uja1169_driver.h`.

#### 14.101.2.17 `struct sbc_supply_status_t`

Supply voltage status register structure. V2/VEXT and V1 undervoltage and overvoltage status.

Implements : `sbc_supply_status_t_Class`

Definition at line 1341 of file sbc\_uja1169\_driver.h.

#### Data Fields

- [sbc\\_supply\\_stat\\_v2s\\_t v2s](#)
- [sbc\\_supply\\_stat\\_v1s\\_t v1s](#)

#### Field Documentation

##### 14.101.2.17.1 [sbc\\_supply\\_stat\\_v1s\\_t v1s](#)

V1 status.

Definition at line 1343 of file sbc\_uja1169\_driver.h.

##### 14.101.2.17.2 [sbc\\_supply\\_stat\\_v2s\\_t v2s](#)

V2/VEXT status.

Definition at line 1342 of file sbc\_uja1169\_driver.h.

##### 14.101.2.18 [struct sbc\\_trans\\_stat\\_t](#)

Transceiver status register structure. There are stored CAN transceiver statuses.

Implements : [sbc\\_trans\\_stat\\_t\\_Class](#)

Definition at line 1352 of file sbc\_uja1169\_driver.h.

#### Data Fields

- [sbc\\_trans\\_stat\\_cts\\_t cts](#)
- [sbc\\_trans\\_stat\\_cpnerr\\_t cpnerr](#)
- [sbc\\_trans\\_stat\\_cpns\\_t cpns](#)
- [sbc\\_trans\\_stat\\_coscs\\_t coscs](#)
- [sbc\\_trans\\_stat\\_cbss\\_t cbss](#)
- [sbc\\_trans\\_stat\\_vcs\\_t vcs](#)
- [sbc\\_trans\\_stat\\_cfs\\_t cfs](#)

#### Field Documentation

##### 14.101.2.18.1 [sbc\\_trans\\_stat\\_cbss\\_t cbss](#)

CAN-bus silence status.

Definition at line 1357 of file sbc\_uja1169\_driver.h.

##### 14.101.2.18.2 [sbc\\_trans\\_stat\\_cfs\\_t cfs](#)

CAN failure status.

Definition at line 1359 of file sbc\_uja1169\_driver.h.

##### 14.101.2.18.3 [sbc\\_trans\\_stat\\_coscs\\_t coscs](#)

CAN oscillator status.

Definition at line 1356 of file sbc\_uja1169\_driver.h.

##### 14.101.2.18.4 [sbc\\_trans\\_stat\\_cpnerr\\_t cpnerr](#)

CAN partial networking error.

Definition at line 1354 of file sbc\_uja1169\_driver.h.

**14.101.2.18.5 sbc\_trans\_stat\_cpns\_t cpns**

CAN partial networking status.

Definition at line 1355 of file sbc\_uja1169\_driver.h.

**14.101.2.18.6 sbc\_trans\_stat\_cts\_t cts**

CAN transceiver status.

Definition at line 1353 of file sbc\_uja1169\_driver.h.

**14.101.2.18.7 sbc\_trans\_stat\_vcs\_t vcs**

VCAN status.

Definition at line 1358 of file sbc\_uja1169\_driver.h.

**14.101.2.19 struct sbc\_gl\_evnt\_stat\_t**

Global event status register. The microcontroller can monitor events via the event status registers. An extra status register, the Global event status register, is provided to help speed up software polling routines. By polling the Global event status register, the microcontroller can quickly determine the type of event captured (system, supply, transceiver or WAKE pin) and then query the relevant event status register.

Implements : sbc\_gl\_evnt\_stat\_t\_Class

Definition at line 1373 of file sbc\_uja1169\_driver.h.

**Data Fields**

- [sbc\\_gl\\_evnt\\_stat\\_wpe\\_t wpe](#)
- [sbc\\_gl\\_evnt\\_stat\\_trxe\\_t trxe](#)
- [sbc\\_gl\\_evnt\\_stat\\_supe\\_t supe](#)
- [sbc\\_gl\\_evnt\\_stat\\_syse\\_t syse](#)

**Field Documentation****14.101.2.19.1 sbc\_gl\_evnt\_stat\_supe\_t supe**

Supply event.

Definition at line 1376 of file sbc\_uja1169\_driver.h.

**14.101.2.19.2 sbc\_gl\_evnt\_stat\_syse\_t syse**

System event.

Definition at line 1377 of file sbc\_uja1169\_driver.h.

**14.101.2.19.3 sbc\_gl\_evnt\_stat\_trxe\_t trxe**

Transceiver event.

Definition at line 1375 of file sbc\_uja1169\_driver.h.

**14.101.2.19.4 sbc\_gl\_evnt\_stat\_wpe\_t wpe**

WAKE pin event.

Definition at line 1374 of file sbc\_uja1169\_driver.h.

**14.101.2.20 struct sbc\_sys\_evnt\_stat\_t**

System event status register. Wake-up and interrupt event diagnosis in the UJA1169 is intended to provide the microcontroller with information on the status of a range of features and functions. This information is stored in the

event status registers and is signaled on pin RXD, if enabled.

Implements : `sbc_sys_evnt_stat_t_Class`

Definition at line 1389 of file `sbc_uja1169_driver.h`.

#### Data Fields

- [sbc\\_sys\\_evnt\\_stat\\_po\\_t po](#)
- [sbc\\_sys\\_evnt\\_stat\\_otw\\_t otw](#)
- [sbc\\_sys\\_evnt\\_stat\\_spif\\_t spif](#)
- [sbc\\_sys\\_evnt\\_stat\\_wdf\\_t wdf](#)

#### Field Documentation

##### 14.101.2.20.1 `sbc_sys_evnt_stat_otw_t otw`

Transceiver event, overtemperature warning

Definition at line 1391 of file `sbc_uja1169_driver.h`.

##### 14.101.2.20.2 `sbc_sys_evnt_stat_po_t po`

Power-on.

Definition at line 1390 of file `sbc_uja1169_driver.h`.

##### 14.101.2.20.3 `sbc_sys_evnt_stat_spif_t spif`

SPI failure.

Definition at line 1393 of file `sbc_uja1169_driver.h`.

##### 14.101.2.20.4 `sbc_sys_evnt_stat_wdf_t wdf`

Watchdog failure.

Definition at line 1394 of file `sbc_uja1169_driver.h`.

##### 14.101.2.21 `struct sbc_sup_evnt_stat_t`

Supply event status register.

Implements : `sbc_sup_evnt_stat_t_Class`

Definition at line 1402 of file `sbc_uja1169_driver.h`.

#### Data Fields

- [sbc\\_sup\\_evnt\\_stat\\_v2o\\_t v2o](#)
- [sbc\\_sup\\_evnt\\_stat\\_v2u\\_t v2u](#)
- [sbc\\_sup\\_evnt\\_stat\\_v1u\\_t v1u](#)

#### Field Documentation

##### 14.101.2.21.1 `sbc_sup_evnt_stat_v1u_t v1u`

V1 undervoltage.

Definition at line 1405 of file `sbc_uja1169_driver.h`.

##### 14.101.2.21.2 `sbc_sup_evnt_stat_v2o_t v2o`

V2/VEXT overvoltage.

Definition at line 1403 of file `sbc_uja1169_driver.h`.

#### 14.101.2.21.3 `sbc_sup_evnt_stat_v2u_t v2u`

V2/VEXT undervoltage.

Definition at line 1404 of file `sbc_uja1169_driver.h`.

#### 14.101.2.22 `struct sbc_trans_evnt_stat_t`

Transceiver event status register.

Implements : `sbc_trans_evnt_stat_t_Class`

Definition at line 1413 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_trans\\_evnt\\_stat\\_pnfde\\_t pnfde](#)
- [sbc\\_trans\\_evnt\\_stat\\_cbs\\_t cbs](#)
- [sbc\\_trans\\_evnt\\_stat\\_cf\\_t cf](#)
- [sbc\\_trans\\_evnt\\_stat\\_cw\\_t cw](#)

##### Field Documentation

#### 14.101.2.22.1 `sbc_trans_evnt_stat_cbs_t cbs`

CAN-bus status.

Definition at line 1416 of file `sbc_uja1169_driver.h`.

#### 14.101.2.22.2 `sbc_trans_evnt_stat_cf_t cf`

CAN failure.

Definition at line 1417 of file `sbc_uja1169_driver.h`.

#### 14.101.2.22.3 `sbc_trans_evnt_stat_cw_t cw`

CAN wake-up.

Definition at line 1418 of file `sbc_uja1169_driver.h`.

#### 14.101.2.22.4 `sbc_trans_evnt_stat_pnfde_t pnfde`

Partial networking frame detection error.

Definition at line 1414 of file `sbc_uja1169_driver.h`.

#### 14.101.2.23 `struct sbc_wake_evnt_stat_t`

WAKE pin event status register.

Implements : `sbc_wake_evnt_stat_t_Class`

Definition at line 1426 of file `sbc_uja1169_driver.h`.

##### Data Fields

- [sbc\\_wake\\_evnt\\_stat\\_wpr\\_t wpr](#)
- [sbc\\_wake\\_evnt\\_stat\\_wpf\\_t wpf](#)

##### Field Documentation

#### 14.101.2.23.1 `sbc_wake_evnt_stat_wpf_t wpf`

WAKE pin falling edge.

Definition at line 1428 of file `sbc_uja1169_driver.h`.

**14.101.2.23.2 sbc\_wake\_evnt\_stat\_wpr\_t wpr**

WAKE pin rising edge.

Definition at line 1427 of file sbc\_uja1169\_driver.h.

**14.101.2.24 struct sbc\_evn\_capt\_t**

Event capture registers structure. This structure contains Global event status, System event status, Supply event status, Transceiver event status, WAKE pin event status.

Implements : sbc\_evn\_capt\_t\_Class

Definition at line 1438 of file sbc\_uja1169\_driver.h.

**Data Fields**

- [sbc\\_gl\\_evnt\\_stat\\_t glEvt](#)
- [sbc\\_sys\\_evnt\\_stat\\_t sysEvt](#)
- [sbc\\_sup\\_evnt\\_stat\\_t supEvt](#)
- [sbc\\_trans\\_evnt\\_stat\\_t transEvt](#)
- [sbc\\_wake\\_evnt\\_stat\\_t wakePinEvt](#)

**Field Documentation****14.101.2.24.1 sbc\_gl\_evnt\_stat\_t glEvt**

Global event status.

Definition at line 1439 of file sbc\_uja1169\_driver.h.

**14.101.2.24.2 sbc\_sup\_evnt\_stat\_t supEvt**

Supply event status.

Definition at line 1441 of file sbc\_uja1169\_driver.h.

**14.101.2.24.3 sbc\_sys\_evnt\_stat\_t sysEvt**

System event status.

Definition at line 1440 of file sbc\_uja1169\_driver.h.

**14.101.2.24.4 sbc\_trans\_evnt\_stat\_t transEvt**

Transceiver event status.

Definition at line 1442 of file sbc\_uja1169\_driver.h.

**14.101.2.24.5 sbc\_wake\_evnt\_stat\_t wakePinEvt**

WAKE pin event status.

Definition at line 1443 of file sbc\_uja1169\_driver.h.

**14.101.2.25 struct sbc\_mtpnv\_stat\_t**

MTPNV status register. The MTPNV cells can be reprogrammed a maximum of 200 times (Ncy(W)MTP). Bit N↔ VMPS in the MTPNV status register indicates whether the non-volatile cells can be reprogrammed. This register also contains a write counter, WRCNTS, that is incremented each time the MTPNV cells are reprogrammed (up to a maximum value of 111111; there is no overflow; performing a factory reset also increments the counter). This counter is provided for information purposes only; reprogramming will not be rejected when it reaches its maximum value.

Implements : sbc\_mtpnv\_stat\_t\_Class

Definition at line 1459 of file sbc\_uja1169\_driver.h.

#### Data Fields

- [sbc\\_mtpnv\\_stat\\_wrcnts\\_t wrcnts](#)
- [sbc\\_mtpnv\\_stat\\_eccs\\_t eccs](#)
- [sbc\\_mtpnv\\_stat\\_nvmps\\_t nvmps](#)

#### Field Documentation

##### 14.101.2.25.1 [sbc\\_mtpnv\\_stat\\_eccs\\_t eccs](#)

Error correction code status.

Definition at line 1461 of file sbc\_uja1169\_driver.h.

##### 14.101.2.25.2 [sbc\\_mtpnv\\_stat\\_nvmps\\_t nvmps](#)

Non-volatile memory programming status.

Definition at line 1462 of file sbc\_uja1169\_driver.h.

##### 14.101.2.25.3 [sbc\\_mtpnv\\_stat\\_wrcnts\\_t wrcnts](#)

Write counter status.

Definition at line 1460 of file sbc\_uja1169\_driver.h.

##### 14.101.2.26 [struct sbc\\_status\\_group\\_t](#)

Status group structure. All statuses of SBC are stored in this structure.

Implements : [sbc\\_status\\_group\\_t\\_Class](#)

Definition at line 1473 of file sbc\_uja1169\_driver.h.

#### Data Fields

- [sbc\\_main\\_status\\_t mainS](#)
- [sbc\\_wtdog\\_status\\_t wtdog](#)
- [sbc\\_supply\\_status\\_t supply](#)
- [sbc\\_trans\\_stat\\_t trans](#)
- [sbc\\_wake\\_stat\\_wpvs\\_t wakePin](#)
- [sbc\\_evn\\_capt\\_t events](#)

#### Field Documentation

##### 14.101.2.26.1 [sbc\\_evn\\_capt\\_t events](#)

Event capture registers.

Definition at line 1479 of file sbc\_uja1169\_driver.h.

##### 14.101.2.26.2 [sbc\\_main\\_status\\_t mainS](#)

Main status.

Definition at line 1474 of file sbc\_uja1169\_driver.h.

##### 14.101.2.26.3 [sbc\\_supply\\_status\\_t supply](#)

Supply voltage status.

Definition at line 1476 of file sbc\_uja1169\_driver.h.

#### 14.101.2.26.4 `sbc_trans_stat_t` trans

Transceiver status.

Definition at line 1477 of file `sbc_uja1169_driver.h`.

#### 14.101.2.26.5 `sbc_wake_stat_wpvs_t` wakePin

WAKE pin status.

Definition at line 1478 of file `sbc_uja1169_driver.h`.

#### 14.101.2.26.6 `sbc_wtdog_status_t` wtdog

Watchdog status.

Definition at line 1475 of file `sbc_uja1169_driver.h`.

### 14.101.3 Macro Definition Documentation

#### 14.101.3.1 `#define SBC_UJA_COUNT_DMASK 8U`

Definition at line 44 of file `sbc_uja1169_driver.h`.

#### 14.101.3.2 `#define SBC_UJA_COUNT_ID_REG 4U`

Definition at line 42 of file `sbc_uja1169_driver.h`.

#### 14.101.3.3 `#define SBC_UJA_COUNT_MASK 4U`

Definition at line 43 of file `sbc_uja1169_driver.h`.

#### 14.101.3.4 `#define SBC_UJA_TIMEOUT 1000U`

Timeout for the transfer in milliseconds. If the transfer takes longer than this time, the transfer is aborted and `LPSPi_STATUS_SBC_UJA_TIMEOUT` error is reported.

Definition at line 36 of file `sbc_uja1169_driver.h`.

### 14.101.4 Typedef Documentation

#### 14.101.4.1 `typedef uint8_t sbc_data_mask_t`

Data mask registers. The data field indicates the nodes to be woken up. Within the data field, groups of nodes can be predefined and associated with bits in a data mask. By comparing the incoming data field with the data mask, multiple groups of nodes can be woken up simultaneously with a single wake-up message.

Implements : `sbc_data_mask_t_Class`

Definition at line 707 of file `sbc_uja1169_driver.h`.

#### 14.101.4.2 `typedef uint8_t sbc_fail_safe_rcc_t`

Fail-safe control register, reset counter control (0x02). incremented every time the SBC enters Reset mode while `FNMC = 0`; RCC overflows from 11 to 00; default at power-on is 00.

Implements : `sbc_fail_safe_rcc_t_Class`

Definition at line 198 of file `sbc_uja1169_driver.h`.

#### 14.101.4.3 `typedef uint8_t sbc_frame_ctr_dlc_t`

Frame control register, number of data bytes expected in a CAN frame (0x2F).

Implements : `sbc_frame_ctr_dlc_t_Class`

Definition at line 696 of file `sbc_uja1169_driver.h`.

#### 14.101.4.4 `typedef uint8_t sbc_identif_mask_t`

ID mask registers (0x2B to 0x2E). The identifier mask is defined in the ID mask registers, where a 1 means dont care.

Implements : `sbc_identif_mask_t_Class`

Definition at line 662 of file `sbc_uja1169_driver.h`.

#### 14.101.4.5 `typedef uint8_t sbc_identifier_t`

ID registers, identifier format (0x27 to 0x2A). A valid WUF identifier is defined and stored in the ID registers. An ID mask can be defined to allow a group of identifiers to be recognized as valid by an individual node.

Implements : `sbc_identifier_t_Class`

Definition at line 653 of file `sbc_uja1169_driver.h`.

#### 14.101.4.6 `typedef uint8_t sbc_mtpnv_stat_wrcnts_t`

MTPNV status register, write counter status (0x70). 6-bits - contains the number of times the MTPNV cells were reprogrammed.

Implements : `sbc_mtpnv_stat_wrcnts_t_Class`

Definition at line 968 of file `sbc_uja1169_driver.h`.

### 14.101.5 Enumeration Type Documentation

#### 14.101.5.1 `enum sbc_can_cfdc_t`

CAN control register, CAN FD control (0x20).

Implements : `sbc_can_cfdc_t_Class`

#### Enumerator

**`SBC_UJA_CAN_CFDC_DIS`** CAN FD tolerance disabled.

**`SBC_UJA_CAN_CFDC_EN`** CAN FD tolerance enabled.

Definition at line 461 of file `sbc_uja1169_driver.h`.

#### 14.101.5.2 `enum sbc_can_cmc_t`

CAN control register, CAN mode control (0x20).

Implements : `sbc_can_cmc_t_Class`

#### Enumerator

**`SBC_UJA_CAN_CMC_OFMODE`** Offline mode.

**`SBC_UJA_CAN_CMC_ACMODE_DA`** Active mode (when the SBC is in Normal mode); CAN supply under-voltage detection active.

**`SBC_UJA_CAN_CMC_ACMODE_DD`** Active mode (when the SBC is in Normal mode); CAN supply under-voltage detection disabled.

**`SBC_UJA_CAN_CMC_LISTEN`** Listen-only mode.

Definition at line 497 of file `sbc_uja1169_driver.h`.

14.101.5.3 enum `sbc_can_cpnc_t`

CAN control register, CAN partial networking control (0x20).

Implements : `sbc_can_cpnc_t_Class`

## Enumerator

**`SBC_UJA_CAN_CPNC_DIS`** Disable CAN selective wake-up.

**`SBC_UJA_CAN_CPNC_EN`** Enable CAN selective wake-up.

Definition at line 485 of file `sbc_uja1169_driver.h`.

14.101.5.4 enum `sbc_can_pncok_t`

CAN control register, CAN partial networking configuration OK (0x20).

Implements : `sbc_can_pncok_t_Class`

## Enumerator

**`SBC_UJA_CAN_PNCOK_DIS`** Partial networking register configuration invalid (wake-up via standard wake-up pattern only).

**`SBC_UJA_CAN_PNCOK_EN`** Partial networking registers configured successfully.

Definition at line 473 of file `sbc_uja1169_driver.h`.

14.101.5.5 enum `sbc_dat_rate_t`

Data rate register, CAN data rate selection (0x26). CAN partial networking configuration registers. Dedicated registers are provided for configuring CAN partial networking.

Implements : `sbc_dat_rate_t_Class`

## Enumerator

**`SBC_UJA_DAT_RATE_CDR_50KB`** 50 kbit/s.

**`SBC_UJA_DAT_RATE_CDR_100KB`** 100 kbit/s.

**`SBC_UJA_DAT_RATE_CDR_125KB`** 125 kbit/s.

**`SBC_UJA_DAT_RATE_CDR_250KB`** 250 kbit/s.

**`SBC_UJA_DAT_RATE_CDR_500KB`** 500 kbit/s.

**`SBC_UJA_DAT_RATE_CDR_1000KB`** 1000 kbit/s.

Definition at line 636 of file `sbc_uja1169_driver.h`.

14.101.5.6 enum `sbc_fail_safe_lhc_t`

Fail-safe control register, LIMP home control (0x02). The dedicated LIMP pin can be used to enable so called limp home hardware in the event of a serious ECU failure. Detectable failure conditions include SBC overtemperature events, loss of watchdog service, short-circuits on pins RSTN or V1 and user-initiated or external reset events. The LIMP pin is a battery-robust, active-LOW, open-drain output. The LIMP pin can also be forced LOW by setting bit LHC in the Fail-safe control register.

Implements : `sbc_fail_safe_lhc_t_Class`

## Enumerator

**`SBC_UJA_FAIL_SAFE_LHC_FLOAT`** LIMP pin is floating.

**`SBC_UJA_FAIL_SAFE_LHC_LOW`** LIMP pin is driven LOW.

Definition at line 186 of file `sbc_uja1169_driver.h`.

14.101.5.7 enum `sbc_frame_ctr_ide_t`

Frame control register, identifier format (0x2F). The wake-up frame format, standard (11-bit) or extended (29-bit) identifier, is selected via bit IDE in the Frame control register.

Implements : `sbc_frame_ctr_ide_t_Class`

## Enumerator

**SBC\_UJA\_FRAME\_CTR\_IDE\_11B** Standard frame format (11-bit).

**SBC\_UJA\_FRAME\_CTR\_IDE\_29B** Extended frame format (29-bit).

Definition at line 671 of file `sbc_uja1169_driver.h`.

14.101.5.8 enum `sbc_frame_ctr_pndm_t`

Frame control register, partial networking data mask (0x2F).

Implements : `sbc_frame_ctr_pndm_t_Class`

## Enumerator

**SBC\_UJA\_FRAME\_CTR\_PNDM\_DCARE** Data length code and data field are do not care for wake-up.

**SBC\_UJA\_FRAME\_CTR\_PNDM\_EVAL** Data length code and data field are evaluated at wake-up.

Definition at line 683 of file `sbc_uja1169_driver.h`.

14.101.5.9 enum `sbc_gl_evnt_stat_supe_t`

Global event status register, supply event (0x60).

Implements : `sbc_gl_evnt_stat_supe_t_Class`

## Enumerator

**SBC\_UJA\_GL\_EVNT\_STAT\_SUPE\_NO** No pending supply event.

**SBC\_UJA\_GL\_EVNT\_STAT\_SUPE** Supply event pending at address 0x62 .

Definition at line 774 of file `sbc_uja1169_driver.h`.

14.101.5.10 enum `sbc_gl_evnt_stat_syse_t`

Global event status register, system event (0x60).

Implements : `sbc_gl_evnt_stat_syse_t_Class`

## Enumerator

**SBC\_UJA\_GL\_EVNT\_STAT\_SYSE\_NO** No pending system event.

**SBC\_UJA\_GL\_EVNT\_STAT\_SYSE** System event pending at address 0x61.

Definition at line 786 of file `sbc_uja1169_driver.h`.

14.101.5.11 enum `sbc_gl_evnt_stat_trxe_t`

Global event status register, transceiver event (0x60).

Implements : `sbc_gl_evnt_stat_trxe_t_Class`

## Enumerator

**SBC\_UJA\_GL\_EVNT\_STAT\_TRXE\_NO** No pending transceiver event.

**SBC\_UJA\_GL\_EVNT\_STAT\_TRXE** Transceiver event pending at address 0x63.

Definition at line 762 of file `sbc_uja1169_driver.h`.

14.101.5.12 enum `sbc_gl_evnt_stat_wpe_t`

Global event status register, WAKE pin event (0x60).

Implements : `sbc_gl_evnt_stat_wpe_t_Class`

## Enumerator

**SBC\_UJA\_GL\_EVNT\_STAT\_WPE\_NO** No pending WAKE pin event.

**SBC\_UJA\_GL\_EVNT\_STAT\_WPE** WAKE pin event pending at address 0x64.

Definition at line 750 of file `sbc_uja1169_driver.h`.

14.101.5.13 enum `sbc_lock_t`

Lock control(0x0A). Sections of the register address area can be write-protected to protect against unintended modifications. This facility only protects locked bits from being modified via the SPI and will not prevent the UJA1169 updating status registers etc.

Implements : `sbc_lock_t_Class`

## Enumerator

**LK0C** Lock control 0: address area 0x06 to 0x09 - general-purpose memory macros. Lock control 1: address area 0x10 to 0x1F - regulator control macros.

**LK1C** Lock control 2: address area 0x20 to 0x2F - transceiver control macros.

**LK2C** Lock control 3: address area 0x30 to 0x3F - unused register range macros.

**LK3C** Lock control 4: address area 0x40 to 0x4F - WAKE pin control macros.

**LK4C** Lock control 5: address area 0x50 to 0x5F.

**LK5C** Lock control 6: address area 0x68 to 0x6F macros.

**LK6C** Lock control All: address area 0x10 to 0x6F macros.

**LKAC**

Definition at line 320 of file `sbc_uja1169_driver.h`.

14.101.5.14 enum `sbc_main_nms_t`

Main status register, normal mode status (0x03).

Implements : `sbc_main_nms_t_Class`

## Enumerator

**SBC\_UJA\_MAIN\_NMS\_NORMAL** UJA1169 has entered Normal mode (after power-up)

**SBC\_UJA\_MAIN\_NMS\_PWR\_UP** UJA1169 has powered up but has not yet switched to Normal mode.

Definition at line 217 of file `sbc_uja1169_driver.h`.

14.101.5.15 enum `sbc_main_otws_t`

Main status register, Overtemperature warning status (0x03).

Implements : `sbc_main_otws_t_Class`

## Enumerator

**SBC\_UJA\_MAIN\_OTWS\_BELOW** IC temperature below overtemperature warning threshold.

**SBC\_UJA\_MAIN\_OTWS\_ABOVE** IC temperature above overtemperature warning threshold.

Definition at line 205 of file `sbc_uja1169_driver.h`.

14.101.5.16 enum `sbc_main_rss_t`

Main status register, Reset source status (0x03).

Implements : `sbc_main_rss_t_Class`

## Enumerator

- `SBC_UJA_MAIN_RSS_OFF_MODE`** Left Off mode (power-on).
- `SBC_UJA_MAIN_RSS_CAN_WAKEUP`** CAN wake-up in Sleep mode.
- `SBC_UJA_MAIN_RSS_SLP_WAKEUP`** Wake-up via WAKE pin in Sleep mode.
- `SBC_UJA_MAIN_RSS_OVF_SLP`** Watchdog overflow in Sleep mode (Timeout mode).
- `SBC_UJA_MAIN_RSS_DIAG_WAKEUP`** Diagnostic wake-up in Sleep mode
- `SBC_UJA_MAIN_RSS_WATCH_TRIG`** Watchdog triggered too early (Window mode).
- `SBC_UJA_MAIN_RSS_WATCH_OVF`** Watchdog overflow (Window mode or Timeout mode with WDF = 1)
- `SBC_UJA_MAIN_RSS_ILLEG_WATCH`** Illegal watchdog mode control access.
- `SBC_UJA_MAIN_RSS_RSTN_PULDW`** RSTN pulled down externally.
- `SBC_UJA_MAIN_RSS_LFT_OVERTM`** Left Overtemp mode.
- `SBC_UJA_MAIN_RSS_V1_UNDERV`** V1 undervoltage.
- `SBC_UJA_MAIN_RSS_ILLEG_SLP`** Illegal Sleep mode command received.
- `SBC_UJA_MAIN_RSS_WAKE_SLP`** Wake-up from Sleep mode due to a frame detect error

Definition at line 229 of file `sbc_uja1169_driver.h`.

14.101.5.17 enum `sbc_mode_mc_t`

Mode control register, mode control (0x01)

Implements : `sbc_mode_mc_t_Class`

## Enumerator

- `SBC_UJA_MODE_MC_SLEEP`** Sleep mode.
- `SBC_UJA_MODE_MC_STANDBY`** Standby mode.
- `SBC_UJA_MODE_MC_NORMAL`** Normal mode.

Definition at line 168 of file `sbc_uja1169_driver.h`.

14.101.5.18 enum `sbc_mtpnv_stat_eccs_t`

MTPNV status register, error correction code status (0x70).

Implements : `sbc_mtpnv_stat_eccs_t_Class`

## Enumerator

- `SBC_UJA_MTPNV_STAT_ECCS_NO`** No bit failure detected in non-volatile memory.
- `SBC_UJA_MTPNV_STAT_ECCS`** Bit failure detected and corrected in non-volatile memory.

Definition at line 975 of file `sbc_uja1169_driver.h`.

14.101.5.19 enum `sbc_mtpnv_stat_nvmps_t`

MTPNV status register, non-volatile memory programming status (0x70).

Implements : `sbc_mtpnv_stat_nvmps_t_Class`

## Enumerator

- `SBC_UJA_MTPNV_STAT_NVMP_NO`** MTPNV memory cannot be overwritten.
- `SBC_UJA_MTPNV_STAT_NVMP`** MTPNV memory is ready to be reprogrammed.

Definition at line 987 of file `sbc_uja1169_driver.h`.

14.101.5.20 enum `sbc_register_t`

Register map.

Implements : `sbc_register_t_Class`

Enumerator

***SBC\_UJA\_WTDOG\_CTR***  
***SBC\_UJA\_MODE***  
***SBC\_UJA\_FAIL\_SAFE***  
***SBC\_UJA\_MAIN***  
***SBC\_UJA\_SYSTEM\_EVNT***  
***SBC\_UJA\_WTDOG\_STAT***  
***SBC\_UJA\_MEMORY\_0***  
***SBC\_UJA\_MEMORY\_1***  
***SBC\_UJA\_MEMORY\_2***  
***SBC\_UJA\_MEMORY\_3***  
***SBC\_UJA\_LOCK***  
***SBC\_UJA\_REGULATOR***  
***SBC\_UJA\_SUPPLY\_STAT***  
***SBC\_UJA\_SUPPLY\_EVNT***  
***SBC\_UJA\_CAN***  
***SBC\_UJA\_TRANS\_STAT***  
***SBC\_UJA\_TRANS\_EVNT***  
***SBC\_UJA\_DAT\_RATE***  
***SBC\_UJA\_IDENTIF\_0***  
***SBC\_UJA\_IDENTIF\_1***  
***SBC\_UJA\_IDENTIF\_2***  
***SBC\_UJA\_IDENTIF\_3***  
***SBC\_UJA\_MASK\_0***  
***SBC\_UJA\_MASK\_1***  
***SBC\_UJA\_MASK\_2***  
***SBC\_UJA\_MASK\_3***  
***SBC\_UJA\_FRAME\_CTR***  
***SBC\_UJA\_DAT\_MASK\_0***  
***SBC\_UJA\_DAT\_MASK\_1***  
***SBC\_UJA\_DAT\_MASK\_2***  
***SBC\_UJA\_DAT\_MASK\_3***  
***SBC\_UJA\_DAT\_MASK\_4***  
***SBC\_UJA\_DAT\_MASK\_5***  
***SBC\_UJA\_DAT\_MASK\_6***  
***SBC\_UJA\_DAT\_MASK\_7***  
***SBC\_UJA\_WAKE\_STAT***  
***SBC\_UJA\_WAKE\_EN***  
***SBC\_UJA\_GL\_EVNT\_STAT***  
***SBC\_UJA\_SYS\_EVNT\_STAT***  
***SBC\_UJA\_SUP\_EVNT\_STAT***

**SBC\_UJA\_TRANS\_EVNT\_STAT**  
**SBC\_UJA\_WAKE\_EVNT\_STAT**  
**SBC\_UJA\_MTPNV\_STAT**  
**SBC\_UJA\_START\_UP**  
**SBC\_UJA\_SBC**  
**SBC\_UJA\_MTPNV\_CRC**  
**SBC\_UJA\_IDENTIF**

Definition at line 54 of file sbc\_uja1169\_driver.h.

#### 14.101.5.21 enum sbc\_regulator\_pdc\_t

Regulator control register, power distribution control (0x10).

Implements : sbc\_regulator\_pdc\_t\_Class

##### Enumerator

**SBC\_UJA\_REGULATOR\_PDC\_HV** V1 threshold current for activating the external PNP transistor, load current rising; lth(act)PNP (higher value) V1 threshold current for deactivating the external PNP transistor, load current falling; lth(deact)PNP (higher value).  
**SBC\_UJA\_REGULATOR\_PDC\_LV** V1 threshold current for activating the external PNP transistor; load current rising; lth(act)PNP (lower value) V1 threshold current for deactivating the external PNP transistor; load current falling; lth(deact)PNP (lower value).

Definition at line 345 of file sbc\_uja1169\_driver.h.

#### 14.101.5.22 enum sbc\_regulator\_v1rtc\_t

Regulator control register, set V1 reset threshold (0x10).

Implements : sbc\_regulator\_v1rtc\_t\_Class

##### Enumerator

**SBC\_UJA\_REGULATOR\_V1RTC\_90** Reset threshold set to 90 % of V1 nominal output voltage.  
**SBC\_UJA\_REGULATOR\_V1RTC\_80** Reset threshold set to 80 % of V1 nominal output voltage.  
**SBC\_UJA\_REGULATOR\_V1RTC\_70** Reset threshold set to 70 % of V1 nominal output voltage.  
**SBC\_UJA\_REGULATOR\_V1RTC\_60** Reset threshold set to 60 % of V1 nominal output voltage.

Definition at line 379 of file sbc\_uja1169\_driver.h.

#### 14.101.5.23 enum sbc\_regulator\_v2c\_t

Regulator control register, V2/VEXT configuration (0x10).

Implements : sbc\_regulator\_v2c\_t\_Class

##### Enumerator

**SBC\_UJA\_REGULATOR\_V2C\_OFF** V2/VEXT off in all modes.  
**SBC\_UJA\_REGULATOR\_V2C\_N** V2/VEXT on in Normal mode.  
**SBC\_UJA\_REGULATOR\_V2C\_N\_S\_R** V2/VEXT on in Normal, Standby and Reset modes.  
**SBC\_UJA\_REGULATOR\_V2C\_N\_S\_S\_R** V2/VEXT on in Normal, Standby, Sleep and Reset modes.

Definition at line 363 of file sbc\_uja1169\_driver.h.

14.101.5.24 enum `sbc_sbc_fnmc_t`

SBC configuration control register, Forced Normal mode control (0x74).

Implements : `sbc_sbc_fnmc_t_Class`

## Enumerator

**`SBC_UJA_SBC_FNMC_DIS`** Forced Normal mode disabled.

**`SBC_UJA_SBC_FNMC_EN`** Forced Normal mode enabled.

Definition at line 1044 of file `sbc_uja1169_driver.h`.

14.101.5.25 enum `sbc_sbc_sdmc_t`

SBC configuration control register, Software Development mode control (0x74).

Implements : `sbc_sbc_sdmc_t_Class`

## Enumerator

**`SBC_UJA_SBC_SDMC_DIS`** Software Development mode disabled.

**`SBC_UJA_SBC_SDMC_EN`** Software Development mode enabled.

Definition at line 1057 of file `sbc_uja1169_driver.h`.

14.101.5.26 enum `sbc_sbc_slpc_t`

SBC configuration control register, Sleep control (0x74).

Implements : `sbc_sbc_slpc_t_Class`

## Enumerator

**`SBC_UJA_SBC_SLPC_AC`** Sleep mode commands accepted. Factory preset value.

**`SBC_UJA_SBC_SLPC_IG`** Sleep mode commands ignored.

Definition at line 1070 of file `sbc_uja1169_driver.h`.

14.101.5.27 enum `sbc_sbc_v1rtsuc_t`

SBC configuration control register, V1 undervoltage threshold (defined by bit V1RTC) at start-up (0x74).

Implements : `sbc_sbc_v1rtsuc_t_Class`

## Enumerator

**`SBC_UJA_SBC_V1RTSUC_90`** V1 undervoltage detection at 90 % of nominal value at start-up (V1RTC = 00).

**`SBC_UJA_SBC_V1RTSUC_80`** V1 undervoltage detection at 80 % of nominal value at start-up (V1RTC = 01).

**`SBC_UJA_SBC_V1RTSUC_70`** V1 undervoltage detection at 70 % of nominal value at start-up (V1RTC = 10).

**`SBC_UJA_SBC_V1RTSUC_60`** V1 undervoltage detection at 60 % of nominal value at start-up (V1RTC = 11).

Definition at line 1028 of file `sbc_uja1169_driver.h`.

14.101.5.28 enum `sbc_start_up_rlc_t`

Start-up control register, RSTN output reset pulse width macros (0x73).

Implements : `sbc_start_up_rlc_t_Class`

## Enumerator

- SBC\_UJA\_START\_UP\_RLC\_20\_25p0** Tw(rst) = 20 ms to 25 ms.  
**SBC\_UJA\_START\_UP\_RLC\_10\_12p5** Tw(rst) = 10 ms to 12.5 ms.  
**SBC\_UJA\_START\_UP\_RLC\_03p6\_05** Tw(rst) = 3.6 ms to 5 ms.  
**SBC\_UJA\_START\_UP\_RLC\_01\_01p5** Tw(rst) = 1 ms to 1.5 ms.

Definition at line 999 of file sbc\_uja1169\_driver.h.

## 14.101.5.29 enum sbc\_start\_up\_v2suc\_t

Start-up control register, V2/VEXT start-up control (0x73).

Implements : sbc\_start\_up\_v2suc\_t\_Class

## Enumerator

- SBC\_UJA\_START\_UP\_V2SUC\_00** bits V2C/VEXTC set to 00 at power-up.  
**SBC\_UJA\_START\_UP\_V2SUC\_11** bits V2C/VEXTC set to 11 at power-up.

Definition at line 1015 of file sbc\_uja1169\_driver.h.

## 14.101.5.30 enum sbc\_sup\_evnt\_stat\_v1u\_t

Supply event status register, V1 undervoltage (0x62).

Implements : sbc\_sup\_evnt\_stat\_v1u\_t\_Class

## Enumerator

- SBC\_UJA\_SUP\_EVNT\_STAT\_V1U\_NO** no V1 undervoltage event captured.  
**SBC\_UJA\_SUP\_EVNT\_STAT\_V1U** voltage on V1 has dropped below the 90 % undervoltage threshold while V1 is active (event is not captured in Sleep mode because V1 is off); V1U event capture is independent of the setting of bits V1RTC.

Definition at line 877 of file sbc\_uja1169\_driver.h.

## 14.101.5.31 enum sbc\_sup\_evnt\_stat\_v2o\_t

Supply event status register, V2/VEXT overvoltage (0x62).

Implements : sbc\_sup\_evnt\_stat\_v2o\_t\_Class

## Enumerator

- SBC\_UJA\_SUP\_EVNT\_STAT\_V2O\_NO** No V2/VEXT overvoltage event captured.  
**SBC\_UJA\_SUP\_EVNT\_STAT\_V2O** V2/VEXT overvoltage event captured.

Definition at line 853 of file sbc\_uja1169\_driver.h.

## 14.101.5.32 enum sbc\_sup\_evnt\_stat\_v2u\_t

Supply event status register, V2/VEXT undervoltage (0x62).

Implements : sbc\_sup\_evnt\_stat\_v2u\_t\_Class

## Enumerator

- SBC\_UJA\_SUP\_EVNT\_STAT\_V2U\_NO** No V2/VEXT undervoltage event captured.  
**SBC\_UJA\_SUP\_EVNT\_STAT\_V2U** V2/VEXT undervoltage event captured.

Definition at line 865 of file sbc\_uja1169\_driver.h.

14.101.5.33 enum `sbc_supply_evt_v1ue_t`

Supply event capture enable register, V1 undervoltage enable (0x1C).

Implements : `sbc_supply_evt_v1ue_t_Class`

## Enumerator

**`SBC_UJA_SUPPLY_EVT_V1UE_DIS`** V1 undervoltage detection disabled.

**`SBC_UJA_SUPPLY_EVT_V1UE_EN`** V1 undervoltage detection enabled.

Definition at line 449 of file `sbc_uja1169_driver.h`.

14.101.5.34 enum `sbc_supply_evt_v2oe_t`

Supply event capture enable register, V2/VEXT overvoltage enable (0x1C).

Implements : `sbc_supply_evt_v2oe_t_Class`

## Enumerator

**`SBC_UJA_SUPPLY_EVT_V2OE_DIS`** V2/VEXT overvoltage detection disabled.

**`SBC_UJA_SUPPLY_EVT_V2OE_EN`** V2/VEXT overvoltage detection enabled.

Definition at line 424 of file `sbc_uja1169_driver.h`.

14.101.5.35 enum `sbc_supply_evt_v2ue_t`

Supply event capture enable register, V2/VEXT undervoltage enable (0x1C).

Implements : `sbc_supply_evt_v2ue_t_Class`

## Enumerator

**`SBC_UJA_SUPPLY_EVT_V2UE_DIS`** V2/VEXT undervoltage detection disabled.

**`SBC_UJA_SUPPLY_EVT_V2UE_EN`** V2/VEXT undervoltage detection enabled.

Definition at line 437 of file `sbc_uja1169_driver.h`.

14.101.5.36 enum `sbc_supply_stat_v1s_t`

Supply voltage status register, V1 status (0x1B).

Implements : `sbc_supply_stat_v1s_t_Class`

## Enumerator

**`SBC_UJA_SUPPLY_STAT_V1S_VAB`** V1 output voltage above 90 % undervoltage threshold.

**`SBC_UJA_SUPPLY_STAT_V1S_VBE`** V1 output voltage below 90 % undervoltage threshold.

Definition at line 411 of file `sbc_uja1169_driver.h`.

14.101.5.37 enum `sbc_supply_stat_v2s_t`

Supply voltage status register, V2/VEXT status (0x1B).

Implements : `sbc_supply_stat_v2s_t_Class`

## Enumerator

**`SBC_UJA_SUPPLY_STAT_V2S_VOK`** V2/VEXT voltage ok.

**`SBC_UJA_SUPPLY_STAT_V2S_VBE`** V2/VEXT output voltage below undervoltage threshold

**`SBC_UJA_SUPPLY_STAT_V2S_VAB`** V2/VEXT output voltage above overvoltage threshold

**`SBC_UJA_SUPPLY_STAT_V2S_DIS`** V2/VEXT disabled

Definition at line 395 of file `sbc_uja1169_driver.h`.

14.101.5.38 enum `sbc_sys_evnt_otwe_t`

System event capture enable, overtemperature warning enable (0x04).

Implements : `sbc_sys_evnt_otwe_t_Class`

## Enumerator

**`SBC_UJA_SYS_EVNT_OTWE_DIS`** Overtemperature warning disabled.

**`SBC_UJA_SYS_EVNT_OTWE_EN`** Overtemperature warning enabled.

Definition at line 254 of file `sbc_uja1169_driver.h`.

14.101.5.39 enum `sbc_sys_evnt_spife_t`

System event capture enable, SPI failure enable (0x04).

Implements : `sbc_sys_evnt_spife_t_Class`

## Enumerator

**`SBC_UJA_SYS_EVNT_SPIFE_DIS`** SPI failure detection disabled.

**`SBC_UJA_SYS_EVNT_SPIFE_EN`** SPI failure detection enabled.

Definition at line 266 of file `sbc_uja1169_driver.h`.

14.101.5.40 enum `sbc_sys_evnt_stat_otw_t`

System event status register, overtemperature warning (0x61).

Implements : `sbc_sys_evnt_stat_otw_t_Class`

## Enumerator

**`SBC_UJA_SYS_EVNT_STAT_OTW_NO`** Overtemperature not detected.

**`SBC_UJA_SYS_EVNT_STAT_OTW`** The global chip temperature has exceeded the overtemperature warning threshold, `Tth(warn)otp` (not in Sleep mode).

Definition at line 810 of file `sbc_uja1169_driver.h`.

14.101.5.41 enum `sbc_sys_evnt_stat_po_t`

System event status register, power-on (0x61).

Implements : `sbc_sys_evnt_stat_po_t_Class`

## Enumerator

**`SBC_UJA_SYS_EVNT_STAT_PO_NO`** No recent battery power-on.

**`SBC_UJA_SYS_EVNT_STAT_PO`** The UJA1169 has left Off mode after battery power-on.

Definition at line 798 of file `sbc_uja1169_driver.h`.

14.101.5.42 enum `sbc_sys_evnt_stat_spif_t`

System event status register, SPI failure (0x61).

Implements : `sbc_sys_evnt_stat_spif_t_Class`

## Enumerator

**`SBC_UJA_SYS_EVNT_STAT_SPIF_NO`** No SPI failure detected

**`SBC_UJA_SYS_EVNT_STAT_SPIF`** SPI clock count error (only 16-, 24- and 32-bit commands are valid), illegal WMC, NWP or MC code or attempted write access to locked register (not in Sleep mode)

Definition at line 823 of file `sbc_uja1169_driver.h`.

#### 14.101.5.43 enum `sbc_sys_evnt_stat_wdf_t`

System event status register, watchdog failure (0x61).

Implements : `sbc_sys_evnt_stat_wdf_t_Class`

##### Enumerator

**`SBC_UJA_SYS_EVNT_STAT_WDF_NO`** No watchdog failure event captured

**`SBC_UJA_SYS_EVNT_STAT_WDF`** Watchdog overflow in Window or Timeout mode or watchdog triggered too early in Window mode; a system reset is triggered immediately in response to a watchdog failure in Window mode; when the watchdog overflows in Timeout mode, a system reset is only performed if a WDF is already pending (WDF = 1).

Definition at line 837 of file `sbc_uja1169_driver.h`.

#### 14.101.5.44 enum `sbc_trans_evnt_cbse_t`

Transceiver event capture enable register, CAN-bus silence enable (0x23).

Implements : `sbc_trans_evnt_cbse_t_Class`

##### Enumerator

**`SBC_UJA_TRANS_EVNT_CBSE_DIS`** CAN-bus silence detection disabled.

**`SBC_UJA_TRANS_EVNT_CBSE_EN`** CAN-bus silence detection enabled.

Definition at line 598 of file `sbc_uja1169_driver.h`.

#### 14.101.5.45 enum `sbc_trans_evnt_cfe_t`

Transceiver event capture enable register, CAN failure enable (0x23).

Implements : `sbc_trans_evnt_cfe_t_Class`

##### Enumerator

**`SBC_UJA_TRANS_EVNT_CFE_DIS`** CAN failure detection disabled.

**`SBC_UJA_TRANS_EVNT_CFE_EN`** CAN failure detection enabled.

Definition at line 610 of file `sbc_uja1169_driver.h`.

#### 14.101.5.46 enum `sbc_trans_evnt_cwe_t`

Transceiver event capture enable register, CAN wake-up enable (0x23).

Implements : `sbc_trans_evnt_cwe_t_Class`

##### Enumerator

**`SBC_UJA_TRANS_EVNT_CWE_DIS`** CAN wake-up detection disabled.

**`SBC_UJA_TRANS_EVNT_CWE_EN`** CAN wake-up detection enabled.

Definition at line 622 of file `sbc_uja1169_driver.h`.

#### 14.101.5.47 enum `sbc_trans_evnt_stat_cbs_t`

Transceiver event status register, CAN-bus status (0x63).

Implements : `sbc_trans_evnt_stat_cbs_t_Class`

##### Enumerator

**`SBC_UJA_TRANS_EVNT_STAT_CBS_NO`** CAN-bus active.

**SBC\_UJA\_TRANS\_EVT\_STAT\_CBS** No activity on CAN-bus for tto(silence) (detected only when CBSE = 1 while bus active).

Definition at line 904 of file sbc\_uja1169\_driver.h.

14.101.5.48 enum sbc\_trans\_evt\_stat\_cf\_t

Transceiver event status register, CAN failure (0x63).

Implements : sbc\_trans\_evt\_stat\_cf\_t\_Class

Enumerator

**SBC\_UJA\_TRANS\_EVT\_STAT\_CF\_NO** No CAN failure detected.

**SBC\_UJA\_TRANS\_EVT\_STAT\_CF** CAN transceiver deactivated due to VCAN undervoltage OR dominant clamped TXD (not in Sleep mode)

Definition at line 917 of file sbc\_uja1169\_driver.h.

14.101.5.49 enum sbc\_trans\_evt\_stat\_cw\_t

Transceiver event status register, CAN wake-up (0x63).

Implements : sbc\_trans\_evt\_stat\_cw\_t\_Class

Enumerator

**SBC\_UJA\_TRANS\_EVT\_STAT\_CW\_NO** No CAN wake-up event detected.

**SBC\_UJA\_TRANS\_EVT\_STAT\_CW** CAN wake-up event detected while the transceiver is in CAN Offline Mode.

Definition at line 930 of file sbc\_uja1169\_driver.h.

14.101.5.50 enum sbc\_trans\_evt\_stat\_pnfde\_t

Transceiver event status register, partial networking frame detection error (0x63).

Implements : sbc\_trans\_evt\_stat\_pnfde\_t\_Class

Enumerator

**SBC\_UJA\_TRANS\_EVT\_STAT\_PNFDE\_NO** No partial networking frame detection error detected.

**SBC\_UJA\_TRANS\_EVT\_STAT\_PNFDE** Partial networking frame detection error detected.

Definition at line 892 of file sbc\_uja1169\_driver.h.

14.101.5.51 enum sbc\_trans\_stat\_cbss\_t

Transceiver status register, CAN-bus silence status (0x22).

Implements : sbc\_trans\_stat\_cbss\_t\_Class

Enumerator

**SBC\_UJA\_TRANS\_STAT\_CBSS\_ACT** CAN-bus active (communication detected on bus)

**SBC\_UJA\_TRANS\_STAT\_CBSS\_INACT** CAN-bus inactive (for longer than t\_to(silence)).

Definition at line 562 of file sbc\_uja1169\_driver.h.

14.101.5.52 enum sbc\_trans\_stat\_cfs\_t

Transceiver status register, CAN failure status (0x22).

Implements : sbc\_trans\_stat\_cfs\_t\_Class

## Enumerator

**SBC\_UJA\_TRANS\_STAT\_CFS\_NO\_TXD** No TXD dominant time-out event detected.

**SBC\_UJA\_TRANS\_STAT\_CFS\_TXD** CAN transmitter disabled due to a TXD dominant time-out event.

Definition at line 586 of file sbc\_uja1169\_driver.h.

14.101.5.53 enum sbc\_trans\_stat\_coscs\_t

Transceiver status register, CAN oscillator status (0x22).

Implements : sbc\_trans\_stat\_coscs\_t\_Class

## Enumerator

**SBC\_UJA\_TRANS\_STAT\_COSCS\_NRUN** CAN partial networking oscillator not running at target frequency.

**SBC\_UJA\_TRANS\_STAT\_COSCS\_RUN** CAN partial networking oscillator running at target.

Definition at line 550 of file sbc\_uja1169\_driver.h.

14.101.5.54 enum sbc\_trans\_stat\_cpnrerr\_t

Transceiver status register, CAN partial networking error (0x22).

Implements : sbc\_trans\_stat\_cpnrerr\_t\_Class

## Enumerator

**SBC\_UJA\_TRANS\_STAT\_CPNRERR\_NO\_DET** no CAN partial networking error detected (PNFDE = 0 AND PNCOK = 1).

**SBC\_UJA\_TRANS\_STAT\_CPNRERR\_DET** CAN partial networking error detected (PNFDE = 1 OR PNCOK = 0; wake-up via standard wake-up pattern only).

Definition at line 525 of file sbc\_uja1169\_driver.h.

14.101.5.55 enum sbc\_trans\_stat\_cpns\_t

Transceiver status register, CAN partial networking status (0x22).

Implements : sbc\_trans\_stat\_cpns\_t\_Class

## Enumerator

**SBC\_UJA\_TRANS\_STAT\_CPNS\_ERR** CAN partial networking configuration error detected(PNCOK = 0).

**SBC\_UJA\_TRANS\_STAT\_CPNS\_OK** CAN partial networking configuration ok (PNCOK = 1).

Definition at line 538 of file sbc\_uja1169\_driver.h.

14.101.5.56 enum sbc\_trans\_stat\_cts\_t

Transceiver status register, CAN transceiver status (0x22).

Implements : sbc\_trans\_stat\_cts\_t\_Class

## Enumerator

**SBC\_UJA\_TRANS\_STAT\_CTS\_INACT** CAN transceiver not in Active mode.

**SBC\_UJA\_TRANS\_STAT\_CTS\_ACT** CAN transceiver in Active mode.

Definition at line 513 of file sbc\_uja1169\_driver.h.

14.101.557 enum `sbc_trans_stat_vcs_t`

Transceiver status register, VCAN status (0x22).

Implements : `sbc_trans_stat_vcs_t_Class`

## Enumerator

**`SBC_UJA_TRANS_STAT_VCS_AB`** CAN supply voltage is above the 90 % threshold.

**`SBC_UJA_TRANS_STAT_VCS_BE`** CAN supply voltage is below the 90 % threshold

Definition at line 574 of file `sbc_uja1169_driver.h`.

14.101.558 enum `sbc_wake_en_wpfe_t`

WAKE pin event capture enable register, WAKE pin falling-edge enable (0x4C).

Implements : `sbc_wake_en_wpfe_t_Class`

## Enumerator

**`SBC_UJA_WAKE_EN_WPFE_DIS`** Falling-edge detection on WAKE pin disabled.

**`SBC_UJA_WAKE_EN_WPFE_EN`** Falling-edge detection on WAKE pin enabled.

Definition at line 738 of file `sbc_uja1169_driver.h`.

14.101.559 enum `sbc_wake_en_wpre_t`

WAKE pin event capture enable register, WAKE pin rising-edge enable (0x4C).

Implements : `sbc_wake_en_wpre_t_Class`

## Enumerator

**`SBC_UJA_WAKE_EN_WPRE_DIS`** Rising-edge detection on WAKE pin disabled.

**`SBC_UJA_WAKE_EN_WPRE_EN`** Rising-edge detection on WAKE pin enabled.

Definition at line 726 of file `sbc_uja1169_driver.h`.

14.101.560 enum `sbc_wake_evnt_stat_wpf_t`

WAKE pin event status register, WAKE pin falling edge (0x64).

Implements : `sbc_wake_evnt_stat_wpf_t_Class`

## Enumerator

**`SBC_UJA_WAKE_EVNT_STAT_WPF_NO`** No falling edge detected on WAKE pin.

**`SBC_UJA_WAKE_EVNT_STAT_WPF`** Falling edge detected on WAKE pin.

Definition at line 954 of file `sbc_uja1169_driver.h`.

14.101.561 enum `sbc_wake_evnt_stat_wpr_t`

WAKE pin event status register, WAKE pin rising edge (0x64).

Implements : `sbc_wake_evnt_stat_wpr_t_Class`

## Enumerator

**`SBC_UJA_WAKE_EVNT_STAT_WPR_NO`** No rising edge detected on WAKE pin.

**`SBC_UJA_WAKE_EVNT_STAT_WPR`** Rising edge detected on WAKE pin.

Definition at line 942 of file `sbc_uja1169_driver.h`.

14.101.5.62 enum `sbc_wake_stat_wpvs_t`

WAKE pin status register, WAKE pin status (0x4B).

Implements : `sbc_wake_stat_wpvs_t_Class`

## Enumerator

**`SBC_UJA_WAKE_STAT_WPVS_BE`** Voltage on WAKE pin below switching threshold ( $V_{th}(sw)$ ).

**`SBC_UJA_WAKE_STAT_WPVS_AB`** voltage on WAKE pin above switching threshold ( $V_{th}(sw)$ ).

Definition at line 714 of file `sbc_uja1169_driver.h`.

14.101.5.63 enum `sbc_wtdog_ctr_nwp_t`

Watchdog control register, nominal watchdog period (0x00). Eight watchdog periods are supported, from 8 ms to 4096 ms. The watchdog period is programmed via bits NWP. The selected period is valid for both Window and Timeout modes. The default watchdog period is 128 ms. A watchdog trigger event resets the watchdog timer. A watchdog trigger event is any valid write access to the Watchdog control register. If the watchdog mode or the watchdog period have changed as a result of the write access, the new values are immediately valid.

Implements : `sbc_wtdog_ctr_nwp_t_Class`

## Enumerator

**`SBC_UJA_WTD OG_CTR_NWP_8`** 8 ms.

**`SBC_UJA_WTD OG_CTR_NWP_16`** 16 ms.

**`SBC_UJA_WTD OG_CTR_NWP_32`** 32 ms.

**`SBC_UJA_WTD OG_CTR_NWP_64`** 64 ms.

**`SBC_UJA_WTD OG_CTR_NWP_128`** 128 ms.

**`SBC_UJA_WTD OG_CTR_NWP_256`** 256 ms.

**`SBC_UJA_WTD OG_CTR_NWP_1024`** 1024 ms.

**`SBC_UJA_WTD OG_CTR_NWP_4096`** 4096 ms.

Definition at line 152 of file `sbc_uja1169_driver.h`.

14.101.5.64 enum `sbc_wtdog_ctr_wmc_t`

Watchdog control register, watchdog mode control (0x00). The UJA1169 contains a watchdog that supports three operating modes: Window, Timeout and Autonomous. In Window mode (available only in SBC Normal mode), a watchdog trigger event within a defined watchdog window triggers and resets the watchdog timer. In Timeout mode, the watchdog runs continuously and can be triggered and reset at any time within the watchdog period by a watchdog trigger. Watchdog time-out mode can also be used for cyclic wake-up of the microcontroller. In Autonomous mode, the watchdog can be off or autonomously in Timeout mode, depending on the selected SBC mode. The watchdog mode is selected via bits WMC in the Watchdog control register. The SBC must be in Standby mode when the watchdog mode is changed.

Implements : `sbc_wtdog_ctr_wmc_t_Class`

## Enumerator

**`SBC_UJA_WTD OG_CTR_WMC_AUTO`** Autonomous mode.

**`SBC_UJA_WTD OG_CTR_WMC_TIME`** Timeout mode.

**`SBC_UJA_WTD OG_CTR_WMC_WIND`** Window mode (available only in SBC Normal mode).

Definition at line 131 of file `sbc_uja1169_driver.h`.

14.101.565 enum `sbc_wtdog_stat_fnms_t`

Watchdog status register, forced Normal mode status (0x05).

Implements : `sbc_wtdog_stat_fnms_t_Class`

## Enumerator

**`SBC_UJA_WTDOG_STAT_FNMS_N_NORMAL`** SBC is not in Forced Normal mode.

**`SBC_UJA_WTDOG_STAT_FNMS_NORMAL`** SBC is in Forced Normal mode.

Definition at line 278 of file `sbc_uja1169_driver.h`.

14.101.566 enum `sbc_wtdog_stat_sdms_t`

Watchdog status register, Software Development mode status (0x05).

Implements : `sbc_wtdog_stat_sdms_t_Class`

## Enumerator

**`SBC_UJA_WTDOG_STAT_SDMS_N_NORMAL`** SBC is not in Software Development mode.

**`SBC_UJA_WTDOG_STAT_SDMS_NORMAL`** SBC is in Software Development mode.

Definition at line 290 of file `sbc_uja1169_driver.h`.

14.101.567 enum `sbc_wtdog_stat_wds_t`

Watchdog status register, watchdog status (0x05).

Implements : `sbc_wtdog_stat_wds_t_Class`

## Enumerator

**`SBC_UJA_WTDOG_STAT_WDS_OFF`** Watchdog is off.

**`SBC_UJA_WTDOG_STAT_WDS_FIH`** Watchdog is in first half of the nominal period.

**`SBC_UJA_WTDOG_STAT_WDS_SEH`** Watchdog is in second half of the nominal period.

Definition at line 302 of file `sbc_uja1169_driver.h`.

## 14.102 User provided call-outs

### 14.102.1 Detailed Description

This group contains APIs which may be called from within the LIN module in order to enable/disable LIN communication interrupts.

#### Functions

- [l\\_u16 l\\_sys\\_irq\\_disable](#) ([l\\_ifc\\_handle](#) *iii*)  
*Disable LIN related IRQ.*
- [void l\\_sys\\_irq\\_restore](#) ([l\\_ifc\\_handle](#) *iii*)  
*Enable LIN related IRQ.*

### 14.102.2 Function Documentation

#### 14.102.2.1 [l\\_u16 l\\_sys\\_irq\\_disable](#) ( [l\\_ifc\\_handle](#) *iii* )

Disable LIN related IRQ.

##### Parameters

<a href="#">in</a>	<a href="#">iii</a>	Interface name
--------------------	---------------------	----------------

##### Returns

[l\\_u16](#)

Definition at line 549 of file `lin_common_api.c`.

#### 14.102.2.2 [void l\\_sys\\_irq\\_restore](#) ( [l\\_ifc\\_handle](#) *iii* )

Enable LIN related IRQ.

##### Parameters

<a href="#">in</a>	<a href="#">iii</a>	Interface name
--------------------	---------------------	----------------

##### Returns

`void`

Definition at line 563 of file `lin_common_api.c`.

## 14.103 WDOG Driver

### 14.103.1 Detailed Description

Watchdog Timer Peripheral Driver.

#### How to use the WDOG driver in your application

In order to be able to use the Watchdog in your application, the first thing to do is initializing it with the desired configuration. This is done by calling the `WDOG_DRV_Init` function. One of the arguments passed to this function is the configuration which will be used for the Watchdog, specified by the `wdog_user_config_t` structure.

The `wdog_user_config_t` structure allows you to configure the following:

- the clock source of the Watchdog;
- the prescaler (a fixed 256 pre-scaling of the Watchdog counter reference clock may be enabled);
- the operation modes in which the Watchdog is functional (by default, the Watchdog is not functional in Debug mode, Wait mode or Stop mode);
- the timeout value to which the Watchdog counter is compared;
- the window mode option for the refresh mechanism (by default, the window mode is disabled, but it may be enabled and a window value may be set);
- the Watchdog timeout interrupt (if enabled, after a reset-triggering event, the Watchdog first generates an interrupt request; next, the Watchdog delays 128 bus clocks before forcing a reset, to allow the interrupt service routine to perform tasks (like analyzing the stack to debug code));
- the update mechanism (by default, the Watchdog reconfiguration is enabled, but updates can be disabled)

**Please note** that if the updates are disabled the Watchdog cannot be later modified without forcing a reset (this implies that further calls of the `WDOG_DRV_Init`, `WDOG_DRV_Deinit` or `WDOG_DRV_SetInt` functions will lead to a reset).

As mentioned before, a timeout interrupt may be enabled by specifying it at the module initialization. The `WDOG_DRV_Init` only allows enabling/disabling the interrupt, and it does not set up the ISR to be used for the interrupt request. In order to set up a function to be called after a reset-triggering event (and also enable/disable the interrupt), the `WDOG_DRV_SetInt` function may be used. **Please note** that, due to the 128 bus clocks delay before the reset, a limited amount of job can be done in the ISR.

#### Basic Operations of WDOG

1. To initialize WDOG, call `WDOG_DRV_Init()` with an user configuration structure. In the following code, WDOG is initialized with default settings.

```
#define INST_WDOG1 (0U)

wdog_user_config_t userConfigPtr = {
    false,                /* Window mode disabled */
    false,                /* Prescaler disabled */
    WDOG_LPO_CLOCK,      /* Use the LPO clock as source */
    false,                /* Timeout interrupt disabled */
    false,                /* Disable further updates of the WDOG configuration */
    { false, false, false }, /* WDOG not functional in Wait/Debug/Stop mode */
    0x400,                /* Timeout value */
    0x100                 /* Window value */
};

/* Initialize WDOG module */
WDOG_DRV_Init(INST_WDOG1, &userConfigPtr);
```

2. To get default configuration of WDOG module, just call the function `WDOG_DRV_GetDefaultConfig()`. Make sure that the operation before WDOG timeout executing.

```
wdog_user_config_t userConfigPtr;

/* Get default configuration of WDOG module */
WDOG_DRV_GetDefaultConfig(&userConfigPtr);
```

3. To refresh WDOG counter of WDOG module, just call the function `WDOG_DRV_Trigger()`. Make sure that the operation before WDOG timeout executing.

```
/* Refresh counter of WDOG counter */
WDOG_DRV_Trigger(INST_WDOG1);
```

4. To de-initialize WDOG module, just call the function `WDOG_DRV_Deinit()`. Make sure that the operation before WDOG timeout executing.

```
/* De-initialize WDOG module */
WDOG_DRV_Deinit(INST_WDOG1);
```

### Example:

```
#define INST_WDOG1 (0U)

wdog_user_config_t userConfigPtr = {
    false,                /* Window mode disabled */
    false,                /* Prescaler disabled */
    WDOG_LPO_CLOCK,      /* Use the LPO clock as source */
    false,                /* Timeout interrupt disabled */
    false,                /* Disable further updates of the WDOG configuration */
    { false, false, false }, /* WDOG not functional in Wait/Debug/Stop mode */
    0x400,                /* Timeout value */
    0x100                 /* Window value */
};

/* Initialize WDOG module */
WDOG_DRV_Init(INST_WDOG1, &userConfigPtr);

/* Enable the timeout interrupt and set the ISR */
WDOG_DRV_SetInt(INST_WDOG1, true);

while (1) {

    /* Do something that takes between 0x100 and 0x400 clock cycles */

    /* Refresh the counter */
    WDOG_DRV_Trigger(INST_WDOG1);
}

/* De-initialize WDOG module */
WDOG_DRV_Deinit(INST_WDOG1);
```

### Data Structures

- struct `wdog_op_mode_t`  
WDOG option mode configuration structure Implements : `wdog_op_mode_t_Class`. [More...](#)
- struct `wdog_user_config_t`  
WDOG user configuration structure Implements : `wdog_user_config_t_Class`. [More...](#)

### Enumerations

- enum `wdog_clk_source_t` { `WDOG_BUS_CLOCK` = 0x00U, `WDOG_LPO_CLOCK` = 0x01U, `WDOG_SOSC_CLOCK` = 0x02U, `WDOG_SIRC_CLOCK` = 0x03U }  
Clock sources for the WDOG. Implements : `wdog_clk_source_t_Class`.
- enum `wdog_test_mode_t` { `WDOG_TST_DISABLED` = 0x00U, `WDOG_TST_USER` = 0x01U, `WDOG_TST_LOW` = 0x02U, `WDOG_TST_HIGH` = 0x03U }  
Test modes for the WDOG. Implements : `wdog_test_mode_t_Class`.
- enum `wdog_set_mode_t` { `WDOG_DEBUG_MODE` = 0x00U, `WDOG_WAIT_MODE` = 0x01U, `WDOG_STOP_MODE` = 0x02U }  
set modes for the WDOG. Implements : `wdog_set_mode_t_Class`

## WDOG Driver API

- status\_t [WDOG\\_DRV\\_Init](#) (uint32\_t instance, const [wdog\\_user\\_config\\_t](#) \*userConfigPtr)  
*Initializes the WDOG driver.*
- void [WDOG\\_DRV\\_Deinit](#) (uint32\_t instance)  
*De-initializes the WDOG driver.*
- void [WDOG\\_DRV\\_GetConfig](#) (uint32\_t instance, [wdog\\_user\\_config\\_t](#) \*const config)  
*Gets the current configuration of the WDOG.*
- void [WDOG\\_DRV\\_GetDefaultConfig](#) ([wdog\\_user\\_config\\_t](#) \*const config)  
*Gets default configuration of the WDOG.*
- status\_t [WDOG\\_DRV\\_SetInt](#) (uint32\_t instance, bool enable)  
*Enables/Disables the WDOG timeout interrupt and sets a function to be called when a timeout interrupt is received, before reset.*
- void [WDOG\\_DRV\\_Trigger](#) (uint32\_t instance)  
*Refreshes the WDOG counter.*
- uint16\_t [WDOG\\_DRV\\_GetCounter](#) (uint32\_t instance)  
*Gets the value of the WDOG counter.*
- void [WDOG\\_DRV\\_SetWindow](#) (uint32\_t instance, bool enable, uint16\_t windowvalue)  
*Set window mode and window value of the WDOG.*
- void [WDOG\\_DRV\\_SetMode](#) (uint32\_t instance, bool enable, [wdog\\_set\\_mode\\_t](#) Setmode)  
*Sets the mode operation of the WDOG.*
- void [WDOG\\_DRV\\_SetTimeout](#) (uint32\_t instance, uint16\_t timeout)  
*Sets the value of the WDOG timeout.*
- void [WDOG\\_DRV\\_SetTestMode](#) (uint32\_t instance, [wdog\\_test\\_mode\\_t](#) testMode)  
*Changes the WDOG test mode.*
- [wdog\\_test\\_mode\\_t](#) [WDOG\\_DRV\\_GetTestMode](#) (uint32\_t instance)  
*Gets the WDOG test mode.*

## 14.103.2 Data Structure Documentation

14.103.2.1 struct [wdog\\_op\\_mode\\_t](#)

WDOG option mode configuration structure Implements : [wdog\\_op\\_mode\\_t\\_Class](#).

Definition at line 87 of file [wdog\\_driver.h](#).

## Data Fields

- bool [wait](#)
- bool [stop](#)
- bool [debug](#)

## Field Documentation

14.103.2.1.1 bool [debug](#)

Debug mode

Definition at line 91 of file [wdog\\_driver.h](#).

14.103.2.1.2 bool [stop](#)

Stop mode

Definition at line 90 of file [wdog\\_driver.h](#).

#### 14.103.2.1.3 bool wait

Wait mode

Definition at line 89 of file wdog\_driver.h.

#### 14.103.2.2 struct wdog\_user\_config\_t

WDOG user configuration structure Implements : wdog\_user\_config\_t\_Class.

Definition at line 98 of file wdog\_driver.h.

##### Data Fields

- [wdog\\_clk\\_source\\_t clkSource](#)
- [wdog\\_op\\_mode\\_t opMode](#)
- bool [updateEnable](#)
- bool [intEnable](#)
- bool [winEnable](#)
- [uint32\\_t windowValue](#)
- [uint32\\_t timeoutValue](#)
- bool [prescalerEnable](#)

##### Field Documentation

#### 14.103.2.2.1 wdog\_clk\_source\_t clkSource

The clock source of the WDOG

Definition at line 100 of file wdog\_driver.h.

#### 14.103.2.2.2 bool intEnable

If true, an interrupt request is generated before reset

Definition at line 103 of file wdog\_driver.h.

#### 14.103.2.2.3 wdog\_op\_mode\_t opMode

The modes in which the WDOG is functional

Definition at line 101 of file wdog\_driver.h.

#### 14.103.2.2.4 bool prescalerEnable

If true, a fixed 256 prescaling of the counter reference clock is enabled

Definition at line 107 of file wdog\_driver.h.

#### 14.103.2.2.5 uint32\_t timeoutValue

The timeout value

Definition at line 106 of file wdog\_driver.h.

#### 14.103.2.2.6 bool updateEnable

If true, further updates of the WDOG are enabled

Definition at line 102 of file wdog\_driver.h.

#### 14.103.2.2.7 uint32\_t windowValue

The window value

Definition at line 105 of file wdog\_driver.h.

## 14.103.2.2.8 bool winEnable

If true, window mode is enabled

Definition at line 104 of file wdog\_driver.h.

## 14.103.3 Enumeration Type Documentation

## 14.103.3.1 enum wdog\_clk\_source\_t

Clock sources for the WDOG. Implements : wdog\_clk\_source\_t\_Class.

## Enumerator

**WDOG\_BUS\_CLOCK** Bus clock  
**WDOG\_LPO\_CLOCK** LPO clock  
**WDOG\_SOSC\_CLOCK** SOSC clock  
**WDOG\_SIRC\_CLOCK** SIRC clock

Definition at line 52 of file wdog\_driver.h.

## 14.103.3.2 enum wdog\_set\_mode\_t

set modes for the WDOG. Implements : wdog\_set\_mode\_t\_Class

## Enumerator

**WDOG\_DEBUG\_MODE** Debug mode  
**WDOG\_WAIT\_MODE** Wait mode  
**WDOG\_STOP\_MODE** Stop mode

Definition at line 76 of file wdog\_driver.h.

## 14.103.3.3 enum wdog\_test\_mode\_t

Test modes for the WDOG. Implements : wdog\_test\_mode\_t\_Class.

## Enumerator

**WDOG\_TST\_DISABLED** Test mode disabled  
**WDOG\_TST\_USER** User mode enabled. (Test mode disabled.)  
**WDOG\_TST\_LOW** Test mode enabled, only the low byte is used.  
**WDOG\_TST\_HIGH** Test mode enabled, only the high byte is used.

Definition at line 64 of file wdog\_driver.h.

## 14.103.4 Function Documentation

## 14.103.4.1 void WDOG\_DRV\_Deinit ( uint32\_t instance )

De-initializes the WDOG driver.

**Parameters**

<i>in</i>	<i>instance</i>	WDOG peripheral instance number
-----------	-----------------	---------------------------------

Definition at line 143 of file wdog\_driver.c.

14.103.4.2 void WDOG\_DRV\_GetConfig ( uint32\_t *instance*, wdog\_user\_config\_t \*const *config* )

Gets the current configuration of the WDOG.

**Parameters**

<i>in</i>	<i>instance</i>	WDOG peripheral instance number
<i>out</i>	<i>configures</i>	the current configuration

Definition at line 166 of file wdog\_driver.c.

14.103.4.3 uint16\_t WDOG\_DRV\_GetCounter ( uint32\_t *instance* )

Gets the value of the WDOG counter.

**Parameters**

<i>in</i>	<i>instance</i>	WDOG peripheral instance number.
-----------	-----------------	----------------------------------

**Returns**

the value of the WDOG counter.

Definition at line 258 of file wdog\_driver.c.

14.103.4.4 void WDOG\_DRV\_GetDefaultConfig ( wdog\_user\_config\_t \*const *config* )

Gets default configuration of the WDOG.

**Parameters**

<i>out</i>	<i>configures</i>	the default configuration
------------	-------------------	---------------------------

Definition at line 183 of file wdog\_driver.c.

14.103.4.5 wdog\_test\_mode\_t WDOG\_DRV\_GetTestMode ( uint32\_t *instance* )

Gets the WDOG test mode.

This function verifies the test mode of the WDOG.

**Parameters**

<i>in</i>	<i>instance</i>	WDOG peripheral instance number
-----------	-----------------	---------------------------------

**Returns**

Test modes for the WDOG

Definition at line 372 of file wdog\_driver.c.

14.103.4.6 status\_t WDOG\_DRV\_Init ( uint32\_t *instance*, const wdog\_user\_config\_t \* *userConfigPtr* )

Initializes the WDOG driver.

**Parameters**

in	<i>instance</i>	WDOG peripheral instance number
in	<i>userConfigPtr</i>	pointer to the WDOG user configuration structure

**Returns**

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failed. Possible causes: previous clock source or the one specified in the configuration structure is disabled; WDOG configuration updates are not allowed.

Definition at line 105 of file wdog\_driver.c.

**14.103.4.7 status\_t WDOG\_DRV\_SetInt ( uint32\_t instance, bool enable )**

Enables/Disables the WDOG timeout interrupt and sets a function to be called when a timeout interrupt is received, before reset.

**Parameters**

in	<i>instance</i>	WDOG peripheral instance number
in	<i>enable</i>	enable/disable interrupt

**Returns**

operation status

- STATUS\_SUCCESS: Operation was successful.
- STATUS\_ERROR: Operation failed. Possible causes: failed to WDOG configuration updates not allowed.

Definition at line 207 of file wdog\_driver.c.

**14.103.4.8 void WDOG\_DRV\_SetMode ( uint32\_t instance, bool enable, wdog\_set\_mode\_t Setmode )**

Sets the mode operation of the WDOG.

This function changes the mode operation of the WDOG.

**Parameters**

in	<i>instance</i>	WDOG peripheral instance number.
in	<i>enable</i>	enable/disable mode of the WDOG.
in	<i>Setmode</i>	select mode of the WDOG.

Definition at line 298 of file wdog\_driver.c.

**14.103.4.9 void WDOG\_DRV\_SetTestMode ( uint32\_t instance, wdog\_test\_mode\_t testMode )**

Changes the WDOG test mode.

This function changes the test mode of the WDOG. If the WDOG is tested in mode, software should set this field to 0x01U in order to indicate that the WDOG is functioning normally.

**Parameters**

in	<i>instance</i>	WDOG peripheral instance number
----	-----------------	---------------------------------

<i>in</i>	<i>testMode</i>	Test modes for the WDOG.
-----------	-----------------	--------------------------

Definition at line 350 of file wdog\_driver.c.

14.103.4.10 void WDOG\_DRV\_SetTimeout ( uint32\_t *instance*, uint16\_t *timeout* )

Sets the value of the WDOG timeout.

This function sets the value of the WDOG timeout.

**Parameters**

<i>in</i>	<i>instance</i>	WDOG peripheral instance number.
<i>in</i>	<i>timeout</i>	the value of the WDOG timeout.

Definition at line 332 of file wdog\_driver.c.

14.103.4.11 void WDOG\_DRV\_SetWindow ( uint32\_t *instance*, bool *enable*, uint16\_t *windowvalue* )

Set window mode and window value of the WDOG.

This function set window mode, window value is set when window mode enabled.

**Parameters**

<i>in</i>	<i>instance</i>	WDOG peripheral instance number.
<i>in</i>	<i>enable</i>	enable/disable window mode and window value.
<i>in</i>	<i>windowvalue</i>	the value of the WDOG window.

Definition at line 273 of file wdog\_driver.c.

14.103.4.12 void WDOG\_DRV\_Trigger ( uint32\_t *instance* )

Refreshes the WDOG counter.

**Parameters**

<i>in</i>	<i>instance</i>	WDOG peripheral instance number
-----------	-----------------	---------------------------------

Definition at line 243 of file wdog\_driver.c.

## 14.104 Watchdog timer (WDOG)

### 14.104.1 Detailed Description

The S32 SDK provides Peripheral Driver for the Watchdog timer (WDOG) module of S32 SDK devices.

#### Hardware background

The Watchdog Timer (WDOG) module is an independent timer that is available for system use. It provides a safety feature to ensure that software is executing as planned and that the CPU is not stuck in an infinite loop or executing unintended code. If the WDOG module is not serviced (refreshed) within a certain period, it resets the MCU.

Features of the WDOG module include:

- Configurable clock source inputs independent from the bus clock
- Programmable timeout period
  - Programmable 16-bit timeout value
  - Optional fixed 256 clock prescaler when longer timeout periods are needed
- Window mode option for the refresh mechanism
  - Programmable 16-bit window value
  - Provides robust check that program flow is faster than expected
  - Early refresh attempts trigger a reset
- Optional timeout interrupt to allow post-processing diagnostics
  - Interrupt request to CPU with interrupt vector for an interrupt service routine (ISR)
  - Forced reset occurs 128 bus clocks after the interrupt vector fetch
- Configuration bits are write-once-after-reset to ensure watchdog configuration cannot be mistakenly altered
- Robust write sequence for unlocking write-once configuration bits

#### Modules

- [WDOG Driver](#)  
*Watchdog Timer Peripheral Driver.*

## 15 Data Structure Documentation

### 15.1 `drv_config_t` Struct Reference

#### Data Fields

- [`sbc\_wtdog\_ctr\_t watchdogCtr`](#)
- [`uint32\_t lpspiIntace`](#)
- [`bool isInit`](#)

#### 15.1.1 Detailed Description

Definition at line 61 of file `sbc_uja1169_driver.c`.

#### 15.1.2 Field Documentation

##### 15.1.2.1 `bool isInit`

Definition at line 64 of file `sbc_uja1169_driver.c`.

##### 15.1.2.2 `uint32_t lpspiIntace`

Definition at line 63 of file `sbc_uja1169_driver.c`.

##### 15.1.2.3 `sbc_wtdog_ctr_t watchdogCtr`

Definition at line 62 of file `sbc_uja1169_driver.c`.

The documentation for this struct was generated from the following file:

- `middleware/sbc/sbc_uja1169/source/sbc_uja1169_driver.c`

### 15.2 `firc_config_t` Struct Reference

SCG fast IRC clock configuration. Implements `scg_firc_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

#### Data Fields

- [`firc\_range\_t range`](#)
- [`pwr\_modes\_t modes`](#)
- [`bool regulator`](#)

#### 15.2.1 Detailed Description

SCG fast IRC clock configuration. Implements `scg_firc_config_t_Class`.

Definition at line 741 of file `clock_S32K1xx.h`.

#### 15.2.2 Field Documentation

##### 15.2.2.1 `pwr_modes_t modes`

Modes in which FIRC is enabled

Definition at line 744 of file `clock_S32K1xx.h`.

#### 15.2.2.2 firc\_range\_t range

Fast IRC frequency range.

Definition at line 743 of file clock\_S32K1xx.h.

#### 15.2.2.3 bool regulator

FIRC regulator is enable or not.

Definition at line 745 of file clock\_S32K1xx.h.

The documentation for this struct was generated from the following file:

- platform/drivers/src/clock/S32K1xx/clock\_S32K1xx.h

### 15.3 lin\_product\_id\_t Struct Reference

Product id structure Implements : lin\_product\_id\_t\_Class.

```
#include <middleware/lin/include/lin_types.h>
```

#### Data Fields

- [l\\_u16 supplier\\_id](#)
- [l\\_u16 function\\_id](#)
- [l\\_u8 variant](#)

#### 15.3.1 Detailed Description

Product id structure Implements : lin\_product\_id\_t\_Class.

Definition at line 57 of file lin\_types.h.

#### 15.3.2 Field Documentation

##### 15.3.2.1 l\_u16 function\_id

Function ID

Definition at line 60 of file lin\_types.h.

##### 15.3.2.2 l\_u16 supplier\_id

Supplier ID

Definition at line 59 of file lin\_types.h.

##### 15.3.2.3 l\_u8 variant

Variant value

Definition at line 61 of file lin\_types.h.

The documentation for this struct was generated from the following file:

- middleware/lin/include/lin\_types.h

## 15.4 pcc\_config\_t Struct Reference

PCC configuration. Implements pcc\_config\_t\_Class.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- [uint32\\_t count](#)
- [peripheral\\_clock\\_config\\_t \\* peripheralClocks](#)

#### 15.4.1 Detailed Description

PCC configuration. Implements pcc\_config\_t\_Class.

Definition at line 566 of file clock\_S32K1xx.h.

#### 15.4.2 Field Documentation

##### 15.4.2.1 uint32\_t count

Number of peripherals to be configured.

Definition at line 568 of file clock\_S32K1xx.h.

##### 15.4.2.2 peripheral\_clock\_config\_t\* peripheralClocks

Pointer to the peripheral clock configurations array.

Definition at line 569 of file clock\_S32K1xx.h.

The documentation for this struct was generated from the following file:

- platform/drivers/src/clock/S32K1xx/clock\_S32K1xx.h

## 15.5 periph\_clk\_config\_t Struct Reference

peripheral instance clock configuration. Implements periph\_clk\_config\_t\_Class

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- [periph\\_clk\\_src\\_t source](#)
- [periph\\_div\\_t divider](#)
- [periph\\_mul\\_t multiplier](#)

#### 15.5.1 Detailed Description

peripheral instance clock configuration. Implements periph\_clk\_config\_t\_Class

Definition at line 629 of file clock\_S32K1xx.h.

### 15.5.2 Field Documentation

#### 15.5.2.1 periph\_div\_t divider

Peripheral clock divider value.

Definition at line 632 of file clock\_S32K1xx.h.

#### 15.5.2.2 periph\_mul\_t multiplier

Peripheral clock multiplier value.

Definition at line 633 of file clock\_S32K1xx.h.

#### 15.5.2.3 periph\_clk\_src\_t source

Peripheral clock source.

Definition at line 631 of file clock\_S32K1xx.h.

The documentation for this struct was generated from the following file:

- platform/drivers/src/clock/S32K1xx/clock\_S32K1xx.h

## 15.6 peripheral\_clock\_config\_t Struct Reference

PCC peripheral instance clock configuration. Implements peripheral\_clock\_config\_t\_Class.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- clock\_names\_t [clockName](#)
- bool [clkGate](#)
- peripheral\_clock\_source\_t [clkSrc](#)
- peripheral\_clock\_frac\_t [frac](#)
- peripheral\_clock\_divider\_t [divider](#)

### 15.6.1 Detailed Description

PCC peripheral instance clock configuration. Implements peripheral\_clock\_config\_t\_Class.

Definition at line 547 of file clock\_S32K1xx.h.

### 15.6.2 Field Documentation

#### 15.6.2.1 bool clkGate

Peripheral clock gate.

Definition at line 557 of file clock\_S32K1xx.h.

#### 15.6.2.2 peripheral\_clock\_source\_t clkSrc

Peripheral clock source.

Definition at line 558 of file clock\_S32K1xx.h.

#### 15.6.2.3 clock\_names\_t clockName

Definition at line 556 of file clock\_S32K1xx.h.

#### 15.6.2.4 `peripheral_clock_divider_t` divider

Peripheral clock divider value.

Definition at line 560 of file `clock_S32K1xx.h`.

#### 15.6.2.5 `peripheral_clock_frac_t` frac

Peripheral clock fractional value.

Definition at line 559 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

### 15.7 `pmc_config_t` Struct Reference

PMC configure structure.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

#### Data Fields

- [pmc\\_lpo\\_clock\\_config\\_t](#) `lpoClockConfig`

#### 15.7.1 Detailed Description

PMC configure structure.

Definition at line 583 of file `clock_S32K1xx.h`.

#### 15.7.2 Field Documentation

##### 15.7.2.1 `pmc_lpo_clock_config_t` `lpoClockConfig`

Low Power Clock configuration.

Definition at line 585 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

### 15.8 `pmc_lpo_clock_config_t` Struct Reference

PMC LPO configuration.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

#### Data Fields

- bool [initialize](#)
- bool [enable](#)
- int8\_t [trimValue](#)

### 15.8.1 Detailed Description

PMC LPO configuration.

Definition at line 573 of file clock\_S32K1xx.h.

### 15.8.2 Field Documentation

#### 15.8.2.1 bool enable

Enable/disable LPO

Definition at line 576 of file clock\_S32K1xx.h.

#### 15.8.2.2 bool initialize

Initialize or not the PMC LPO settings.

Definition at line 575 of file clock\_S32K1xx.h.

#### 15.8.2.3 int8\_t trimValue

LPO trimming value

Definition at line 577 of file clock\_S32K1xx.h.

The documentation for this struct was generated from the following file:

- platform/drivers/src/clock/S32K1xx/clock\_S32K1xx.h

## 15.9 scg\_clock\_mode\_config\_t Struct Reference

SCG Clock Mode Configuration structure. Implements `scg_clock_mode_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- [scg\\_system\\_clock\\_config\\_t rccrConfig](#)
- [scg\\_system\\_clock\\_config\\_t vccrConfig](#)
- [scg\\_system\\_clock\\_config\\_t hccrConfig](#)
- [scg\\_system\\_clock\\_src\\_t alternateClock](#)
- bool [initialize](#)

### 15.9.1 Detailed Description

SCG Clock Mode Configuration structure. Implements `scg_clock_mode_config_t_Class`.

Definition at line 474 of file clock\_S32K1xx.h.

### 15.9.2 Field Documentation

#### 15.9.2.1 scg\_system\_clock\_src\_t alternateClock

Alternate clock used during initialization

Definition at line 479 of file clock\_S32K1xx.h.

### 15.9.2.2 `scg_system_clock_config_t hccrConfig`

HSRUN Clock Control configuration.

Definition at line 478 of file `clock_S32K1xx.h`.

### 15.9.2.3 `bool initialize`

Initialize or not the Clock Mode Configuration.

Definition at line 480 of file `clock_S32K1xx.h`.

### 15.9.2.4 `scg_system_clock_config_t rccrConfig`

Run Clock Control configuration.

Definition at line 476 of file `clock_S32K1xx.h`.

### 15.9.2.5 `scg_system_clock_config_t vccrConfig`

VLPR Clock Control configuration.

Definition at line 477 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.10 `scg_clockout_config_t` Struct Reference

SCG ClockOut Configuration structure. Implements `scg_clockout_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- `scg_clockout_src_t` [source](#)
- `bool` [initialize](#)

### 15.10.1 Detailed Description

SCG ClockOut Configuration structure. Implements `scg_clockout_config_t_Class`.

Definition at line 487 of file `clock_S32K1xx.h`.

### 15.10.2 Field Documentation

#### 15.10.2.1 `bool initialize`

Initialize or not the ClockOut.

Definition at line 490 of file `clock_S32K1xx.h`.

#### 15.10.2.2 `scg_clockout_src_t source`

ClockOut source select.

Definition at line 489 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.11 scg\_config\_t Struct Reference

SCG configure structure. Implements `scg_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- [scg\\_sirc\\_config\\_t sircConfig](#)
- [scg\\_firc\\_config\\_t fircConfig](#)
- [scg\\_sosc\\_config\\_t soscConfig](#)
- [scg\\_spll\\_config\\_t spllConfig](#)
- [scg\\_rtc\\_config\\_t rtcConfig](#)
- [scg\\_clockout\\_config\\_t clockOutConfig](#)
- [scg\\_clock\\_mode\\_config\\_t clockModeConfig](#)

### 15.11.1 Detailed Description

SCG configure structure. Implements `scg_config_t_Class`.

Definition at line 497 of file `clock_S32K1xx.h`.

### 15.11.2 Field Documentation

#### 15.11.2.1 scg\_clock\_mode\_config\_t clockModeConfig

SCG Clock Mode Configuration.

Definition at line 505 of file `clock_S32K1xx.h`.

#### 15.11.2.2 scg\_clockout\_config\_t clockOutConfig

SCG ClockOut Configuration.

Definition at line 504 of file `clock_S32K1xx.h`.

#### 15.11.2.3 scg\_firc\_config\_t fircConfig

Fast internal reference clock configuration.

Definition at line 500 of file `clock_S32K1xx.h`.

#### 15.11.2.4 scg\_rtc\_config\_t rtcConfig

Real Time Clock configuration.

Definition at line 503 of file `clock_S32K1xx.h`.

#### 15.11.2.5 scg\_sirc\_config\_t sircConfig

Slow internal reference clock configuration.

Definition at line 499 of file `clock_S32K1xx.h`.

#### 15.11.2.6 scg\_sosc\_config\_t soscConfig

System oscillator configuration.

Definition at line 501 of file `clock_S32K1xx.h`.

### 15.11.2.7 `scg_spill_config_t` spillConfig

System Phase locked loop configuration.

Definition at line 502 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.12 `scg_firc_config_t` Struct Reference

SCG fast IRC clock configuration. Implements `scg_firc_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- `scg_firc_range_t` [range](#)
- `scg_async_clock_div_t` [div1](#)
- `scg_async_clock_div_t` [div2](#)
- bool [enableInStop](#)
- bool [enableInLowPower](#)
- bool [regulator](#)
- bool [locked](#)
- bool [initialize](#)

### 15.12.1 Detailed Description

SCG fast IRC clock configuration. Implements `scg_firc_config_t_Class`.

Definition at line 412 of file `clock_S32K1xx.h`.

### 15.12.2 Field Documentation

#### 15.12.2.1 `scg_async_clock_div_t` div1

Divider for platform asynchronous clock.

Definition at line 416 of file `clock_S32K1xx.h`.

#### 15.12.2.2 `scg_async_clock_div_t` div2

Divider for bus asynchronous clock.

Definition at line 417 of file `clock_S32K1xx.h`.

#### 15.12.2.3 bool `enableInLowPower`

FIRC is enable or not in lowpower mode.

Definition at line 420 of file `clock_S32K1xx.h`.

#### 15.12.2.4 bool `enableInStop`

FIRC is enable or not in stop mode.

Definition at line 419 of file `clock_S32K1xx.h`.

#### 15.12.2.5 `bool` initialize

Initialize or not the FIRC module.

Definition at line 424 of file `clock_S32K1xx.h`.

#### 15.12.2.6 `bool` locked

FIRC Control Register can be written.

Definition at line 422 of file `clock_S32K1xx.h`.

#### 15.12.2.7 `scg_firc_range_t` range

Fast IRC frequency range.

Definition at line 414 of file `clock_S32K1xx.h`.

#### 15.12.2.8 `bool` regulator

FIRC regulator is enable or not.

Definition at line 421 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

### 15.13 `scg_rtc_config_t` Struct Reference

SCG RTC configuration. Implements `scg_rtc_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

#### Data Fields

- `uint32_t` `rtcClkInFreq`
- `bool` `initialize`

#### 15.13.1 Detailed Description

SCG RTC configuration. Implements `scg_rtc_config_t_Class`.

Definition at line 464 of file `clock_S32K1xx.h`.

#### 15.13.2 Field Documentation

##### 15.13.2.1 `bool` initialize

Initialize or not the RTC.

Definition at line 467 of file `clock_S32K1xx.h`.

##### 15.13.2.2 `uint32_t` `rtcClkInFreq`

`RTC_CLKIN` frequency.

Definition at line 466 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.14 scg\_sirc\_config\_t Struct Reference

SCG slow IRC clock configuration. Implements `scg_sirc_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- `scg_sirc_range_t` [range](#)
- `scg_async_clock_div_t` [div1](#)
- `scg_async_clock_div_t` [div2](#)
- `bool` [initialize](#)
- `bool` [enableInStop](#)
- `bool` [enableInLowPower](#)
- `bool` [locked](#)

### 15.14.1 Detailed Description

SCG slow IRC clock configuration. Implements `scg_sirc_config_t_Class`.

Definition at line 382 of file `clock_S32K1xx.h`.

### 15.14.2 Field Documentation

#### 15.14.2.1 `scg_async_clock_div_t` [div1](#)

Divider for platform asynchronous clock.

Definition at line 386 of file `clock_S32K1xx.h`.

#### 15.14.2.2 `scg_async_clock_div_t` [div2](#)

Divider for bus asynchronous clock.

Definition at line 387 of file `clock_S32K1xx.h`.

#### 15.14.2.3 `bool` [enableInLowPower](#)

SIRC is enable or not in low power mode.

Definition at line 391 of file `clock_S32K1xx.h`.

#### 15.14.2.4 `bool` [enableInStop](#)

SIRC is enable or not in stop mode.

Definition at line 390 of file `clock_S32K1xx.h`.

#### 15.14.2.5 `bool` [initialize](#)

Initialize or not the SIRC module.

Definition at line 389 of file `clock_S32K1xx.h`.

#### 15.14.2.6 `bool` [locked](#)

SIRC Control Register can be written.

Definition at line 393 of file `clock_S32K1xx.h`.

#### 15.14.2.7 scg\_sirc\_range\_t range

Slow IRC frequency range.

Definition at line 384 of file clock\_S32K1xx.h.

The documentation for this struct was generated from the following file:

- platform/drivers/src/clock/S32K1xx/clock\_S32K1xx.h

### 15.15 scg\_sosc\_config\_t Struct Reference

SCG system OSC configuration. Implements scg\_sosc\_config\_t\_Class.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

#### Data Fields

- uint32\_t [freq](#)
- scg\_sosc\_monitor\_mode\_t [monitorMode](#)
- scg\_sosc\_ext\_ref\_t [extRef](#)
- scg\_sosc\_gain\_t [gain](#)
- scg\_sosc\_range\_t [range](#)
- scg\_async\_clock\_div\_t [div1](#)
- scg\_async\_clock\_div\_t [div2](#)
- bool [enableInStop](#)
- bool [enableInLowPower](#)
- bool [locked](#)
- bool [initialize](#)

#### 15.15.1 Detailed Description

SCG system OSC configuration. Implements scg\_sosc\_config\_t\_Class.

Definition at line 346 of file clock\_S32K1xx.h.

#### 15.15.2 Field Documentation

##### 15.15.2.1 scg\_async\_clock\_div\_t div1

Divider for platform asynchronous clock.

Definition at line 357 of file clock\_S32K1xx.h.

##### 15.15.2.2 scg\_async\_clock\_div\_t div2

Divider for bus asynchronous clock.

Definition at line 358 of file clock\_S32K1xx.h.

##### 15.15.2.3 bool enableInLowPower

System OSC is enable or not in low power mode.

Definition at line 361 of file clock\_S32K1xx.h.

##### 15.15.2.4 bool enableInStop

System OSC is enable or not in stop mode.

Definition at line 360 of file clock\_S32K1xx.h.

**15.15.2.5 scg\_sosc\_ext\_ref\_t extRef**

System OSC External Reference Select.

Definition at line 352 of file clock\_S32K1xx.h.

**15.15.2.6 uint32\_t freq**

System OSC frequency.

Definition at line 348 of file clock\_S32K1xx.h.

**15.15.2.7 scg\_sosc\_gain\_t gain**

System OSC high-gain operation.

Definition at line 353 of file clock\_S32K1xx.h.

**15.15.2.8 bool initialize**

Initialize or not the System OSC module.

Definition at line 365 of file clock\_S32K1xx.h.

**15.15.2.9 bool locked**

System OSC Control Register can be written.

Definition at line 363 of file clock\_S32K1xx.h.

**15.15.2.10 scg\_sosc\_monitor\_mode\_t monitorMode**

System OSC Clock monitor mode.

Definition at line 350 of file clock\_S32K1xx.h.

**15.15.2.11 scg\_sosc\_range\_t range**

System OSC frequency range.

Definition at line 355 of file clock\_S32K1xx.h.

The documentation for this struct was generated from the following file:

- platform/drivers/src/clock/S32K1xx/clock\_S32K1xx.h

**15.16 scg\_spill\_config\_t Struct Reference**

SCG system PLL configuration. Implements `scg_spill_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

**Data Fields**

- `scg_spill_monitor_mode_t` [monitorMode](#)
- `uint8_t` [prediv](#)
- `uint8_t` [mult](#)
- `uint8_t` [src](#)
- `scg_async_clock_div_t` [div1](#)
- `scg_async_clock_div_t` [div2](#)
- `bool` [enableInStop](#)
- `bool` [locked](#)
- `bool` [initialize](#)

### 15.16.1 Detailed Description

SCG system PLL configuration. Implements `scg_spll_config_t_Class`.

Definition at line 443 of file `clock_S32K1xx.h`.

### 15.16.2 Field Documentation

#### 15.16.2.1 `scg_async_clock_div_t div1`

Divider for platform asynchronous clock.

Definition at line 451 of file `clock_S32K1xx.h`.

#### 15.16.2.2 `scg_async_clock_div_t div2`

Divider for bus asynchronous clock.

Definition at line 452 of file `clock_S32K1xx.h`.

#### 15.16.2.3 `bool enableInStop`

System PLL clock is enable or not in stop mode.

Definition at line 454 of file `clock_S32K1xx.h`.

#### 15.16.2.4 `bool initialize`

Initialize or not the System PLL module.

Definition at line 457 of file `clock_S32K1xx.h`.

#### 15.16.2.5 `bool locked`

System PLL Control Register can be written.

Definition at line 456 of file `clock_S32K1xx.h`.

#### 15.16.2.6 `scg_spll_monitor_mode_t monitorMode`

Clock monitor mode selected.

Definition at line 445 of file `clock_S32K1xx.h`.

#### 15.16.2.7 `uint8_t mult`

System PLL multiplier.

Definition at line 448 of file `clock_S32K1xx.h`.

#### 15.16.2.8 `uint8_t prediv`

PLL reference clock divider.

Definition at line 447 of file `clock_S32K1xx.h`.

#### 15.16.2.9 `uint8_t src`

System PLL source.

Definition at line 449 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.17 `sirc_config_t` Struct Reference

SCG slow IRC clock configuration. Implements `sirc_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- `sirc_range_t` [range](#)
- `pwr_modes_t` [modes](#)

### 15.17.1 Detailed Description

SCG slow IRC clock configuration. Implements `sirc_config_t_Class`.

Definition at line 717 of file `clock_S32K1xx.h`.

### 15.17.2 Field Documentation

#### 15.17.2.1 `pwr_modes_t` [modes](#)

Modes in which SIRC is enabled

Definition at line 720 of file `clock_S32K1xx.h`.

#### 15.17.2.2 `sirc_range_t` [range](#)

Slow IRC frequency range.

Definition at line 719 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.18 `sosc_config_t` Struct Reference

SCG system OSC configuration. Implements `scg_sosc_config_t_Class`.

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- `uint32_t` [freq](#)
- `sosc_range_t` [range](#)
- `pwr_modes_t` [modes](#)
- `sosc_ref_t` [ref](#)

### 15.18.1 Detailed Description

SCG system OSC configuration. Implements `scg_sosc_config_t_Class`.

Definition at line 777 of file `clock_S32K1xx.h`.

### 15.18.2 Field Documentation

#### 15.18.2.1 `uint32_t freq`

System OSC frequency.

Definition at line 779 of file `clock_S32K1xx.h`.

#### 15.18.2.2 `pwr_modes_t modes`

Modes in which SOSC is enabled

Definition at line 781 of file `clock_S32K1xx.h`.

#### 15.18.2.3 `sosc_range_t range`

System OSC frequency range.

Definition at line 780 of file `clock_S32K1xx.h`.

#### 15.18.2.4 `sosc_ref_t ref`

System OSC Reference Clock Select.

Definition at line 782 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.19 `spll_config_t` Struct Reference

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- `spll_clock_div_t prediv`
- `spll_clock_mul_t mult`
- `pwr_modes_t modes`

### 15.19.1 Detailed Description

Definition at line 842 of file `clock_S32K1xx.h`.

### 15.19.2 Field Documentation

#### 15.19.2.1 `pwr_modes_t modes`

Modes in which SOSC is enabled

Definition at line 846 of file `clock_S32K1xx.h`.

#### 15.19.2.2 `spll_clock_mul_t mult`

System PLL multiplier.

Definition at line 845 of file `clock_S32K1xx.h`.

### 15.19.2.3 `spll_clock_div_t` prediv

PLL reference clock divider.

Definition at line 844 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## 15.20 `sys_clk_config_t` Struct Reference

system clock configuration. Implements `sys_clk_config_t_Class`

```
#include <platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h>
```

### Data Fields

- `sys_clk_div_t` [slow](#)
- `sys_clk_div_t` [bus](#)
- `sys_clk_div_t` [core](#)
- `sys_clk_src_t` [src](#)

### 15.20.1 Detailed Description

system clock configuration. Implements `sys_clk_config_t_Class`

Definition at line 678 of file `clock_S32K1xx.h`.

### 15.20.2 Field Documentation

#### 15.20.2.1 `sys_clk_div_t` bus

Bus clock divider.

Definition at line 681 of file `clock_S32K1xx.h`.

#### 15.20.2.2 `sys_clk_div_t` core

Core clock divider.

Definition at line 682 of file `clock_S32K1xx.h`.

#### 15.20.2.3 `sys_clk_div_t` slow

Slow clock divider.

Definition at line 680 of file `clock_S32K1xx.h`.

#### 15.20.2.4 `sys_clk_src_t` src

System clock source.

Definition at line 683 of file `clock_S32K1xx.h`.

The documentation for this struct was generated from the following file:

- `platform/drivers/src/clock/S32K1xx/clock_S32K1xx.h`

## Index

- ADC Driver, [161](#)
  - ADC\_AVERAGE\_16, [169](#)
  - ADC\_AVERAGE\_32, [169](#)
  - ADC\_AVERAGE\_4, [169](#)
  - ADC\_AVERAGE\_8, [169](#)
  - ADC\_CLK\_ALT\_1, [170](#)
  - ADC\_CLK\_ALT\_2, [170](#)
  - ADC\_CLK\_ALT\_3, [170](#)
  - ADC\_CLK\_ALT\_4, [170](#)
  - ADC\_CLK\_DIVIDE\_1, [170](#)
  - ADC\_CLK\_DIVIDE\_2, [170](#)
  - ADC\_CLK\_DIVIDE\_4, [170](#)
  - ADC\_CLK\_DIVIDE\_8, [170](#)
  - ADC\_DRV\_AutoCalibration, [172](#)
  - ADC\_DRV\_ClearLatchedTriggers, [173](#)
  - ADC\_DRV\_ClearTriggerErrors, [173](#)
  - ADC\_DRV\_ConfigChan, [173](#)
  - ADC\_DRV\_ConfigConverter, [173](#)
  - ADC\_DRV\_ConfigHwAverage, [174](#)
  - ADC\_DRV\_ConfigHwCompare, [174](#)
  - ADC\_DRV\_ConfigUserCalibration, [174](#)
  - ADC\_DRV\_GetChanConfig, [174](#)
  - ADC\_DRV\_GetChanResult, [174](#)
  - ADC\_DRV\_GetConvCompleteFlag, [175](#)
  - ADC\_DRV\_GetConverterConfig, [175](#)
  - ADC\_DRV\_GetHwAverageConfig, [175](#)
  - ADC\_DRV\_GetHwCompareConfig, [175](#)
  - ADC\_DRV\_GetInterruptNumber, [175](#)
  - ADC\_DRV\_GetTriggerErrorFlags, [176](#)
  - ADC\_DRV\_GetUserCalibration, [176](#)
  - ADC\_DRV\_InitChanStruct, [176](#)
  - ADC\_DRV\_InitConverterStruct, [176](#)
  - ADC\_DRV\_InitHwAverageStruct, [177](#)
  - ADC\_DRV\_InitHwCompareStruct, [177](#)
  - ADC\_DRV\_InitUserCalibrationStruct, [177](#)
  - ADC\_DRV\_Reset, [177](#)
  - ADC\_DRV\_SetSwPretrigger, [177](#)
  - ADC\_DRV\_WaitConvDone, [178](#)
  - ADC\_INPUTCHAN\_BANDGAP, [171](#)
  - ADC\_INPUTCHAN\_DISABLED, [171](#)
  - ADC\_INPUTCHAN\_EXT0, [170](#)
  - ADC\_INPUTCHAN\_EXT1, [170](#)
  - ADC\_INPUTCHAN\_EXT10, [170](#)
  - ADC\_INPUTCHAN\_EXT11, [171](#)
  - ADC\_INPUTCHAN\_EXT12, [171](#)
  - ADC\_INPUTCHAN\_EXT13, [171](#)
  - ADC\_INPUTCHAN\_EXT14, [171](#)
  - ADC\_INPUTCHAN\_EXT15, [171](#)
  - ADC\_INPUTCHAN\_EXT2, [170](#)
  - ADC\_INPUTCHAN\_EXT3, [170](#)
  - ADC\_INPUTCHAN\_EXT4, [170](#)
  - ADC\_INPUTCHAN\_EXT5, [170](#)
  - ADC\_INPUTCHAN\_EXT6, [170](#)
  - ADC\_INPUTCHAN\_EXT7, [170](#)
  - ADC\_INPUTCHAN\_EXT8, [170](#)
  - ADC\_INPUTCHAN\_EXT9, [170](#)
  - ADC\_INPUTCHAN\_INT0, [171](#)
  - ADC\_INPUTCHAN\_INT1, [171](#)
  - ADC\_INPUTCHAN\_INT2, [171](#)
  - ADC\_INPUTCHAN\_INT3, [171](#)
  - ADC\_INPUTCHAN\_TEMP, [171](#)
  - ADC\_INPUTCHAN\_VREFSH, [171](#)
  - ADC\_INPUTCHAN\_VREFSL, [171](#)
  - ADC\_LATCH\_CLEAR\_FORCE, [171](#)
  - ADC\_LATCH\_CLEAR\_WAIT, [171](#)
  - ADC\_PRETRIGGER\_SEL\_PDB, [171](#)
  - ADC\_PRETRIGGER\_SEL\_SW, [171](#)
  - ADC\_PRETRIGGER\_SEL\_TRGMUX, [171](#)
  - ADC\_RESOLUTION\_10BIT, [171](#)
  - ADC\_RESOLUTION\_12BIT, [171](#)
  - ADC\_RESOLUTION\_8BIT, [171](#)
  - ADC\_SW\_PRETRIGGER\_0, [172](#)
  - ADC\_SW\_PRETRIGGER\_1, [172](#)
  - ADC\_SW\_PRETRIGGER\_2, [172](#)
  - ADC\_SW\_PRETRIGGER\_3, [172](#)
  - ADC\_SW\_PRETRIGGER\_DISABLED, [172](#)
  - ADC\_TRIGGER\_HARDWARE, [172](#)
  - ADC\_TRIGGER\_SEL\_PDB, [172](#)
  - ADC\_TRIGGER\_SEL\_TRGMUX, [172](#)
  - ADC\_TRIGGER\_SOFTWARE, [172](#)
  - ADC\_VOLTAGEREF\_VALT, [172](#)
  - ADC\_VOLTAGEREF\_VREF, [172](#)
  - adc\_average\_t, [169](#)
  - adc\_clk\_divide\_t, [170](#)
  - adc\_input\_clock\_t, [170](#)
  - adc\_inputchannel\_t, [170](#)
  - adc\_latch\_clear\_t, [171](#)
  - adc\_pretrigger\_sel\_t, [171](#)
  - adc\_resolution\_t, [171](#)
  - adc\_sw\_pretrigger\_t, [171](#)
  - adc\_trigger\_sel\_t, [172](#)
  - adc\_trigger\_t, [172](#)
  - adc\_voltage\_reference\_t, [172](#)
- ADC\_AVERAGE\_16
  - ADC Driver, [169](#)
- ADC\_AVERAGE\_32
  - ADC Driver, [169](#)
- ADC\_AVERAGE\_4
  - ADC Driver, [169](#)
- ADC\_AVERAGE\_8
  - ADC Driver, [169](#)
- ADC\_CLK\_ALT\_1
  - ADC Driver, [170](#)
- ADC\_CLK\_ALT\_2
  - ADC Driver, [170](#)
- ADC\_CLK\_ALT\_3
  - ADC Driver, [170](#)
- ADC\_CLK\_ALT\_4
  - ADC Driver, [170](#)
- ADC\_CLK\_DIVIDE\_1
  - ADC Driver, [170](#)

ADC Driver, [170](#)  
 ADC\_CLK\_DIVIDE\_2  
     ADC Driver, [170](#)  
 ADC\_CLK\_DIVIDE\_4  
     ADC Driver, [170](#)  
 ADC\_CLK\_DIVIDE\_8  
     ADC Driver, [170](#)  
 ADC\_DRV\_AutoCalibration  
     ADC Driver, [172](#)  
 ADC\_DRV\_ClearLatchedTriggers  
     ADC Driver, [173](#)  
 ADC\_DRV\_ClearTriggerErrors  
     ADC Driver, [173](#)  
 ADC\_DRV\_ConfigChan  
     ADC Driver, [173](#)  
 ADC\_DRV\_ConfigConverter  
     ADC Driver, [173](#)  
 ADC\_DRV\_ConfigHwAverage  
     ADC Driver, [174](#)  
 ADC\_DRV\_ConfigHwCompare  
     ADC Driver, [174](#)  
 ADC\_DRV\_ConfigUserCalibration  
     ADC Driver, [174](#)  
 ADC\_DRV\_GetChanConfig  
     ADC Driver, [174](#)  
 ADC\_DRV\_GetChanResult  
     ADC Driver, [174](#)  
 ADC\_DRV\_GetConvCompleteFlag  
     ADC Driver, [175](#)  
 ADC\_DRV\_GetConverterConfig  
     ADC Driver, [175](#)  
 ADC\_DRV\_GetHwAverageConfig  
     ADC Driver, [175](#)  
 ADC\_DRV\_GetHwCompareConfig  
     ADC Driver, [175](#)  
 ADC\_DRV\_GetInterruptNumber  
     ADC Driver, [175](#)  
 ADC\_DRV\_GetTriggerErrorFlags  
     ADC Driver, [176](#)  
 ADC\_DRV\_GetUserCalibration  
     ADC Driver, [176](#)  
 ADC\_DRV\_InitChanStruct  
     ADC Driver, [176](#)  
 ADC\_DRV\_InitConverterStruct  
     ADC Driver, [176](#)  
 ADC\_DRV\_InitHwAverageStruct  
     ADC Driver, [177](#)  
 ADC\_DRV\_InitHwCompareStruct  
     ADC Driver, [177](#)  
 ADC\_DRV\_InitUserCalibrationStruct  
     ADC Driver, [177](#)  
 ADC\_DRV\_Reset  
     ADC Driver, [177](#)  
 ADC\_DRV\_SetSwPretrigger  
     ADC Driver, [177](#)  
 ADC\_DRV\_WaitConvDone  
     ADC Driver, [178](#)  
 ADC\_INPUTCHAN\_BANDGAP  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_DISABLED  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_EXT0  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT1  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT10  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT11  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_EXT12  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_EXT13  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_EXT14  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_EXT15  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_EXT2  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT3  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT4  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT5  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT6  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT7  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT8  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_EXT9  
     ADC Driver, [170](#)  
 ADC\_INPUTCHAN\_INT0  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_INT1  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_INT2  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_INT3  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_TEMP  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_VREFSH  
     ADC Driver, [171](#)  
 ADC\_INPUTCHAN\_VREFSL  
     ADC Driver, [171](#)  
 ADC\_LATCH\_CLEAR\_FORCE  
     ADC Driver, [171](#)  
 ADC\_LATCH\_CLEAR\_WAIT  
     ADC Driver, [171](#)  
 ADC\_PRETRIGGER\_SEL\_PDB  
     ADC Driver, [171](#)  
 ADC\_PRETRIGGER\_SEL\_SW  
     ADC Driver, [171](#)  
 ADC\_PRETRIGGER\_SEL\_TRGMUX

- ADC Driver, [171](#)
- ADC\_RESOLUTION\_10BIT
  - ADC Driver, [171](#)
- ADC\_RESOLUTION\_12BIT
  - ADC Driver, [171](#)
- ADC\_RESOLUTION\_8BIT
  - ADC Driver, [171](#)
- ADC\_SW\_PRETRIGGER\_0
  - ADC Driver, [172](#)
- ADC\_SW\_PRETRIGGER\_1
  - ADC Driver, [172](#)
- ADC\_SW\_PRETRIGGER\_2
  - ADC Driver, [172](#)
- ADC\_SW\_PRETRIGGER\_3
  - ADC Driver, [172](#)
- ADC\_SW\_PRETRIGGER\_DISABLED
  - ADC Driver, [172](#)
- ADC\_TRIGGER\_HARDWARE
  - ADC Driver, [172](#)
- ADC\_TRIGGER\_SEL\_PDB
  - ADC Driver, [172](#)
- ADC\_TRIGGER\_SEL\_TRGMUX
  - ADC Driver, [172](#)
- ADC\_TRIGGER\_SOFTWARE
  - ADC Driver, [172](#)
- ADC\_VOLTAGEREF\_VALT
  - ADC Driver, [172](#)
- ADC\_VOLTAGEREF\_VREF
  - ADC Driver, [172](#)
- ALLOW\_HSRUN
  - Power\_s32k1xx, [690](#)
- ALLOW\_MAX
  - Power\_s32k1xx, [690](#)
- ALLOW\_VLP
  - Power\_s32k1xx, [690](#)
- accessCtr
  - mpu\_access\_err\_info\_t, [636](#)
- accessRight
  - mpu\_master\_access\_right\_t, [636](#)
- accessType
  - mpu\_access\_err\_info\_t, [636](#)
- active\_schedule\_id
  - lin\_master\_data\_t, [615](#)
- adc\_average\_config\_t, [168](#)
  - hwAverage, [168](#)
  - hwAvgEnable, [168](#)
- adc\_average\_t
  - ADC Driver, [169](#)
- adc\_calibration\_t, [169](#)
  - userGain, [169](#)
  - userOffset, [169](#)
- adc\_chan\_config\_t, [168](#)
  - channel, [169](#)
  - interruptEnable, [169](#)
- adc\_clk\_divide\_t
  - ADC Driver, [170](#)
- adc\_compare\_config\_t, [167](#)
  - compVal1, [168](#)
  - compVal2, [168](#)
  - compareEnable, [168](#)
  - compareGreaterThanEnable, [168](#)
  - compareRangeFuncEnable, [168](#)
- adc\_converter\_config\_t, [166](#)
  - clockDivide, [166](#)
  - continuousConvEnable, [166](#)
  - dmaEnable, [166](#)
  - inputClock, [167](#)
  - pretriggerSel, [167](#)
  - resolution, [167](#)
  - sampleTime, [167](#)
  - trigger, [167](#)
  - triggerSel, [167](#)
  - voltageRef, [167](#)
- adc\_input\_clock\_t
  - ADC Driver, [170](#)
- adc\_inputchannel\_t
  - ADC Driver, [170](#)
- adc\_latch\_clear\_t
  - ADC Driver, [171](#)
- adc\_pretrigger\_sel\_t
  - ADC Driver, [171](#)
- adc\_resolution\_t
  - ADC Driver, [171](#)
- adc\_sw\_pretrigger\_t
  - ADC Driver, [171](#)
- adc\_trigger\_sel\_t
  - ADC Driver, [172](#)
- adc\_trigger\_t
  - ADC Driver, [172](#)
- adc\_voltage\_reference\_t
  - ADC Driver, [172](#)
- adcPreTriggerIdx
  - pdb\_adc\_pretrigger\_config\_t, [663](#)
- addr
  - mpu\_access\_err\_info\_t, [636](#)
- address
  - edma\_scatter\_gather\_list\_t, [269](#)
- alarmCallback
  - rtc\_alarm\_config\_t, [712](#)
- alarmIntEnable
  - rtc\_alarm\_config\_t, [712](#)
- alarmTime
  - rtc\_alarm\_config\_t, [712](#)
- allMasters
  - qspi\_ahb\_config\_t, [698](#)
- alternateClock
  - scg\_clock\_mode\_config\_t, [818](#)
- Analog to Digital Converter (ADC), [179](#)
- assertLogic
  - ewm\_init\_config\_t, [313](#)
- associated\_uncond\_frame\_ptr
  - lin\_associate\_frame\_t, [606](#)
- attributes
  - mpu\_access\_err\_info\_t, [636](#)
- autoClearTrigger
  - ftm\_pwm\_sync\_t, [327](#)

- autobaudEnable
  - lin\_user\_config\_t, 507
- BDMMode
  - ftm\_user\_config\_t, 328
- BUS\_ACTIVITY\_SET
  - Common Core API., 226
- Backward Compatibility Symbols for S32K144, 180
- baud\_rate
  - lin\_protocol\_state\_t, 616
- baudRate
  - flexio\_i2c\_master\_user\_config\_t, 441
  - flexio\_i2s\_master\_user\_config\_t, 449
  - flexio\_spi\_master\_user\_config\_t, 464
  - flexio\_uart\_user\_config\_t, 476
  - lin\_user\_config\_t, 507
  - lpi2c\_baud\_rate\_params\_t, 526
  - lpi2c\_master\_user\_config\_t, 524
  - lpuart\_user\_config\_t, 582
- baudrateEvalEnable
  - lin\_state\_t, 508
- BitClkDiv
  - sai\_user\_config\_t, 731
- BitClkFreq
  - sai\_user\_config\_t, 731
- BitClkInternal
  - sai\_user\_config\_t, 731
- BitClkNegPolar
  - sai\_user\_config\_t, 731
- bitCount
  - flexio\_uart\_user\_config\_t, 476
- bitCountPerChar
  - lpuart\_state\_t, 580
  - lpuart\_user\_config\_t, 582
- bitOrder
  - flexio\_spi\_master\_user\_config\_t, 464
  - flexio\_spi\_slave\_user\_config\_t, 466
- bitcount
  - lpspi\_master\_config\_t, 552
  - lpspi\_slave\_config\_t, 557
- bitrate
  - flexcan\_user\_config\_t, 422
- bitrate\_cbt
  - flexcan\_user\_config\_t, 422
- bitsPerFrame
  - lpspi\_state\_t, 554
- bitsPerSec
  - lpspi\_master\_config\_t, 552
- bitsWidth
  - flexio\_i2s\_master\_user\_config\_t, 449
  - flexio\_i2s\_slave\_user\_config\_t, 451
- brownOutCode
  - Flash Memory (Flash), 400
- bus
  - sys\_clk\_config\_t, 829
- bus\_activity
  - lin\_word\_status\_str\_t, 603
- bypassPrescaler
  - lptmr\_config\_t, 570
- bytesPerFrame
  - lpspi\_state\_t, 554
- CALLBACK\_HANDLER
  - Low level API, 618
- CHECK\_PARITY
  - LIN Driver, 510
- CLEAR\_FTFx\_FSTAT\_ERROR\_BITS
  - Flash Memory (Flash), 390
- CLOCK\_MANAGER\_CALLBACK\_AFTER
  - Clock Manager, 213
- CLOCK\_MANAGER\_CALLBACK\_BEFORE
  - Clock Manager, 213
- CLOCK\_MANAGER\_CALLBACK\_BEFORE\_AFTER
  - Clock Manager, 213
- CLOCK\_MANAGER\_NOTIFY\_AFTER
  - Clock Manager, 213
- CLOCK\_MANAGER\_NOTIFY\_BEFORE
  - Clock Manager, 213
- CLOCK\_MANAGER\_NOTIFY\_RECOVER
  - Clock Manager, 213
- CLOCK\_MANAGER\_POLICY\_AGREEMENT
  - Clock Manager, 213
- CLOCK\_MANAGER\_POLICY\_FORCIBLE
  - Clock Manager, 213
- CLOCK\_SYS\_GetCurrentConfiguration
  - Clock Manager, 213
- CLOCK\_SYS\_GetErrorCallback
  - Clock Manager, 213
- CLOCK\_SYS\_GetFreq
  - Clock Manager, 213
- CLOCK\_SYS\_Init
  - Clock Manager, 214
- CLOCK\_SYS\_SetConfiguration
  - Clock Manager, 214
- CLOCK\_SYS\_UpdateConfiguration
  - Clock Manager, 214
- CLOCK\_TRACE\_SRC\_CORE\_CLK
  - Clock\_manager\_s32k1xx, 223
- CLOCK\_TRACE\_SRC\_PLATFORM\_CLK
  - Clock\_manager\_s32k1xx, 223
- CMP\_AVAILABLE
  - Comparator Driver, 243
- CMP\_BOTH\_EDGES
  - Comparator Driver, 243
- CMP\_CONTINUOUS
  - Comparator Driver, 242
- CMP\_COUT
  - Comparator Driver, 243
- CMP\_COUTA
  - Comparator Driver, 243
- CMP\_DAC
  - Comparator Driver, 243
- CMP\_DISABLED
  - Comparator Driver, 242
- CMP\_DRV\_ClearInputFlags
  - Comparator Driver, 244
- CMP\_DRV\_ClearOutputFlags
  - Comparator Driver, 244

- CMP\_DRV\_ConfigComparator
  - Comparator Driver, [244](#)
- CMP\_DRV\_ConfigDAC
  - Comparator Driver, [245](#)
- CMP\_DRV\_ConfigMUX
  - Comparator Driver, [245](#)
- CMP\_DRV\_ConfigTriggerMode
  - Comparator Driver, [245](#)
- CMP\_DRV\_GetComparatorConfig
  - Comparator Driver, [245](#)
- CMP\_DRV\_GetConfigAll
  - Comparator Driver, [246](#)
- CMP\_DRV\_GetDACConfig
  - Comparator Driver, [246](#)
- CMP\_DRV\_GetInitConfigAll
  - Comparator Driver, [246](#)
- CMP\_DRV\_GetInitConfigComparator
  - Comparator Driver, [247](#)
- CMP\_DRV\_GetInitConfigDAC
  - Comparator Driver, [247](#)
- CMP\_DRV\_GetInitConfigMUX
  - Comparator Driver, [247](#)
- CMP\_DRV\_GetInitTriggerMode
  - Comparator Driver, [247](#)
- CMP\_DRV\_GetInputFlags
  - Comparator Driver, [248](#)
- CMP\_DRV\_GetMUXConfig
  - Comparator Driver, [248](#)
- CMP\_DRV\_GetOutputFlags
  - Comparator Driver, [248](#)
- CMP\_DRV\_GetTriggerModeConfig
  - Comparator Driver, [249](#)
- CMP\_DRV\_Init
  - Comparator Driver, [249](#)
- CMP\_DRV\_Reset
  - Comparator Driver, [249](#)
- CMP\_FALLING\_EDGE
  - Comparator Driver, [243](#)
- CMP\_HIGH\_SPEED
  - Comparator Driver, [244](#)
- CMP\_INPUT\_FLAGS\_MASK
  - Comparator Driver, [241](#)
- CMP\_INPUT\_FLAGS\_SHIFT
  - Comparator Driver, [241](#)
- CMP\_INVERT
  - Comparator Driver, [242](#)
- CMP\_LEVEL\_HYS\_0
  - Comparator Driver, [242](#)
- CMP\_LEVEL\_HYS\_1
  - Comparator Driver, [242](#)
- CMP\_LEVEL\_HYS\_2
  - Comparator Driver, [242](#)
- CMP\_LEVEL\_HYS\_3
  - Comparator Driver, [242](#)
- CMP\_LEVEL\_OFFSET\_0
  - Comparator Driver, [243](#)
- CMP\_LEVEL\_OFFSET\_1
  - Comparator Driver, [243](#)
- CMP\_LOW\_SPEED
  - Comparator Driver, [244](#)
- CMP\_MINUS\_FIXED
  - Comparator Driver, [242](#)
- CMP\_MUX
  - Comparator Driver, [243](#)
- CMP\_NO\_EVENT
  - Comparator Driver, [243](#)
- CMP\_NORMAL
  - Comparator Driver, [242](#)
- CMP\_PLUS\_FIXED
  - Comparator Driver, [242](#)
- CMP\_RISING\_EDGE
  - Comparator Driver, [243](#)
- CMP\_ROUND\_ROBIN\_CHANNELS\_MASK
  - Comparator Driver, [241](#)
- CMP\_ROUND\_ROBIN\_CHANNELS\_SHIFT
  - Comparator Driver, [241](#)
- CMP\_SAMPLED\_FILTERED\_EXT\_CLK
  - Comparator Driver, [242](#)
- CMP\_SAMPLED\_FILTERED\_INT\_CLK
  - Comparator Driver, [242](#)
- CMP\_SAMPLED\_NONFILTERED\_EXT\_CLK
  - Comparator Driver, [242](#)
- CMP\_SAMPLED\_NONFILTERED\_INT\_CLK
  - Comparator Driver, [242](#)
- CMP\_UNAVAILABLE
  - Comparator Driver, [243](#)
- CMP\_VIN1
  - Comparator Driver, [244](#)
- CMP\_VIN2
  - Comparator Driver, [244](#)
- CMP\_WINDOWED
  - Comparator Driver, [242](#)
- CMP\_WINDOWED\_FILTERED
  - Comparator Driver, [242](#)
- CMP\_WINDOWED\_RESAMPLED
  - Comparator Driver, [242](#)
- CRC Driver, [181](#), [186](#)
  - CRC\_DEFAULT\_SEED, [182](#)
  - CRC\_DEFAULT\_WRITE\_TRANSPOSE, [182](#)
  - CRC\_DRV\_Configure, [182](#)
  - CRC\_DRV\_Deinit, [183](#)
  - CRC\_DRV\_GetConfig, [183](#)
  - CRC\_DRV\_GetCrc16, [183](#)
  - CRC\_DRV\_GetCrc32, [184](#)
  - CRC\_DRV\_GetCrc8, [184](#)
  - CRC\_DRV\_GetCrcResult, [184](#)
  - CRC\_DRV\_GetDefaultConfig, [185](#)
  - CRC\_DRV\_Init, [185](#)
  - CRC\_DRV\_WriteData, [185](#)
  - CRC\_TRANSPOSE\_BITS, [182](#)
  - CRC\_TRANSPOSE\_BITS\_AND\_BYTES, [182](#)
  - CRC\_TRANSPOSE\_BYTES, [182](#)
  - CRC\_TRANSPOSE\_NONE, [182](#)
  - crc\_transpose\_t, [182](#)
- CRC\_DEFAULT\_SEED
  - CRC Driver, [182](#)

CRC\_DEFAULT\_WRITE\_TRANSPOSE  
CRC Driver, [182](#)

CRC\_DRV\_Configure  
CRC Driver, [182](#)

CRC\_DRV\_Deinit  
CRC Driver, [183](#)

CRC\_DRV\_GetConfig  
CRC Driver, [183](#)

CRC\_DRV\_GetCrc16  
CRC Driver, [183](#)

CRC\_DRV\_GetCrc32  
CRC Driver, [184](#)

CRC\_DRV\_GetCrc8  
CRC Driver, [184](#)

CRC\_DRV\_GetCrcResult  
CRC Driver, [184](#)

CRC\_DRV\_GetDefaultConfig  
CRC Driver, [185](#)

CRC\_DRV\_Init  
CRC Driver, [185](#)

CRC\_DRV\_WriteData  
CRC Driver, [185](#)

CRC\_TRANSPOSE\_BITS  
CRC Driver, [182](#)

CRC\_TRANSPOSE\_BITS\_AND\_BYTES  
CRC Driver, [182](#)

CRC\_TRANSPOSE\_BYTES  
CRC Driver, [182](#)

CRC\_TRANSPOSE\_NONE  
CRC Driver, [182](#)

CSE\_KEY\_SIZE\_CODE\_MAX  
Flash Memory (Flash), [390](#)

CSEC\_BOOT\_MAC  
CSEc Driver, [197](#)

CSEC\_BOOT\_MAC\_KEY  
CSEc Driver, [197](#)

CSEC\_BOOT\_NOT\_DEFINED  
CSEc Driver, [196](#)

CSEC\_BOOT\_PARALLEL  
CSEc Driver, [196](#)

CSEC\_BOOT\_SERIAL  
CSEc Driver, [196](#)

CSEC\_BOOT\_STRICT  
CSEc Driver, [196](#)

CSEC\_CALL\_SEQ\_FIRST  
CSEc Driver, [196](#)

CSEC\_CALL\_SEQ\_SUBSEQUENT  
CSEc Driver, [196](#)

CSEC\_CMD\_BOOT\_DEFINE  
CSEc Driver, [197](#)

CSEC\_CMD\_BOOT\_FAILURE  
CSEc Driver, [197](#)

CSEC\_CMD\_BOOT\_OK  
CSEc Driver, [197](#)

CSEC\_CMD\_DBG\_AUTH  
CSEc Driver, [197](#)

CSEC\_CMD\_DBG\_CHAL  
CSEc Driver, [197](#)

CSEC\_CMD\_DEC\_CBC  
CSEc Driver, [196](#)

CSEC\_CMD\_DEC\_ECB  
CSEc Driver, [196](#)

CSEC\_CMD\_ENC\_CBC  
CSEc Driver, [196](#)

CSEC\_CMD\_ENC\_ECB  
CSEc Driver, [196](#)

CSEC\_CMD\_EXPORT\_RAM\_KEY  
CSEc Driver, [196](#)

CSEC\_CMD\_EXTEND\_SEED  
CSEc Driver, [196](#)

CSEC\_CMD\_GENERATE\_MAC  
CSEc Driver, [196](#)

CSEC\_CMD\_GET\_ID  
CSEc Driver, [197](#)

CSEC\_CMD\_INIT\_RNG  
CSEc Driver, [196](#)

CSEC\_CMD\_LOAD\_KEY  
CSEc Driver, [196](#)

CSEC\_CMD\_LOAD\_PLAIN\_KEY  
CSEc Driver, [196](#)

CSEC\_CMD\_MP\_COMPRESS  
CSEc Driver, [197](#)

CSEC\_CMD\_RESERVED\_1  
CSEc Driver, [197](#)

CSEC\_CMD\_RESERVED\_2  
CSEc Driver, [197](#)

CSEC\_CMD\_RND  
CSEc Driver, [196](#)

CSEC\_CMD\_TRNG\_RND  
CSEc Driver, [197](#)

CSEC\_CMD\_VERIFY\_MAC  
CSEc Driver, [196](#)

CSEC\_DRV\_BootDefine  
CSEc Driver, [198](#)

CSEC\_DRV\_BootFailure  
CSEc Driver, [198](#)

CSEC\_DRV\_BootOK  
CSEc Driver, [198](#)

CSEC\_DRV\_DbgAuth  
CSEc Driver, [198](#)

CSEC\_DRV\_DbgChal  
CSEc Driver, [198](#)

CSEC\_DRV\_DecryptCBC  
CSEc Driver, [199](#)

CSEC\_DRV\_DecryptCBCAsync  
CSEc Driver, [199](#)

CSEC\_DRV\_DecryptECB  
CSEc Driver, [199](#)

CSEC\_DRV\_DecryptECBAsync  
CSEc Driver, [200](#)

CSEC\_DRV\_Deinit  
CSEc Driver, [200](#)

CSEC\_DRV\_EncryptCBC  
CSEc Driver, [200](#)

CSEC\_DRV\_EncryptCBCAsync  
CSEc Driver, [201](#)

- CSEC\_DRV\_EncryptECB
  - CSEc Driver, [201](#)
- CSEC\_DRV\_EncryptECBAsync
  - CSEc Driver, [201](#)
- CSEC\_DRV\_ExportRAMKey
  - CSEc Driver, [202](#)
- CSEC\_DRV\_ExtendSeed
  - CSEc Driver, [202](#)
- CSEC\_DRV\_GenerateMAC
  - CSEc Driver, [202](#)
- CSEC\_DRV\_GenerateMACAddrMode
  - CSEc Driver, [203](#)
- CSEC\_DRV\_GenerateMACAsync
  - CSEc Driver, [203](#)
- CSEC\_DRV\_GenerateRND
  - CSEc Driver, [203](#)
- CSEC\_DRV\_GetAsyncCmdStatus
  - CSEc Driver, [204](#)
- CSEC\_DRV\_GetID
  - CSEc Driver, [204](#)
- CSEC\_DRV\_GetStatus
  - CSEc Driver, [204](#)
- CSEC\_DRV\_Init
  - CSEc Driver, [204](#)
- CSEC\_DRV\_InitRNG
  - CSEc Driver, [205](#)
- CSEC\_DRV\_InstallCallback
  - CSEc Driver, [205](#)
- CSEC\_DRV\_LoadKey
  - CSEc Driver, [205](#)
- CSEC\_DRV\_LoadPlainKey
  - CSEc Driver, [205](#)
- CSEC\_DRV\_MPCCompress
  - CSEc Driver, [206](#)
- CSEC\_DRV\_VerifyMAC
  - CSEc Driver, [206](#)
- CSEC\_DRV\_VerifyMACAddrMode
  - CSEc Driver, [206](#)
- CSEC\_DRV\_VerifyMACAsync
  - CSEc Driver, [208](#)
- CSEC\_KEY\_1
  - CSEc Driver, [197](#)
- CSEC\_KEY\_10
  - CSEc Driver, [197](#)
- CSEC\_KEY\_11
  - CSEc Driver, [197](#)
- CSEC\_KEY\_12
  - CSEc Driver, [197](#)
- CSEC\_KEY\_13
  - CSEc Driver, [197](#)
- CSEC\_KEY\_14
  - CSEc Driver, [197](#)
- CSEC\_KEY\_15
  - CSEc Driver, [197](#)
- CSEC\_KEY\_16
  - CSEc Driver, [197](#)
- CSEC\_KEY\_17
  - CSEc Driver, [197](#)
- CSEC\_KEY\_18
  - CSEc Driver, [197](#)
- CSEC\_KEY\_19
  - CSEc Driver, [197](#)
- CSEC\_KEY\_2
  - CSEc Driver, [197](#)
- CSEC\_KEY\_20
  - CSEc Driver, [197](#)
- CSEC\_KEY\_21
  - CSEc Driver, [197](#)
- CSEC\_KEY\_3
  - CSEc Driver, [197](#)
- CSEC\_KEY\_4
  - CSEc Driver, [197](#)
- CSEC\_KEY\_5
  - CSEc Driver, [197](#)
- CSEC\_KEY\_6
  - CSEc Driver, [197](#)
- CSEC\_KEY\_7
  - CSEc Driver, [197](#)
- CSEC\_KEY\_8
  - CSEc Driver, [197](#)
- CSEC\_KEY\_9
  - CSEc Driver, [197](#)
- CSEC\_MASTER\_ECU
  - CSEc Driver, [197](#)
- CSEC\_RAM\_KEY
  - CSEc Driver, [197](#)
- CSEC\_SECRET\_KEY
  - CSEc Driver, [197](#)
- CSEC\_STATUS\_BOOT\_FINISHED
  - CSEc Driver, [195](#)
- CSEC\_STATUS\_BOOT\_INIT
  - CSEc Driver, [195](#)
- CSEC\_STATUS\_BOOT\_OK
  - CSEc Driver, [195](#)
- CSEC\_STATUS\_BUSY
  - CSEc Driver, [195](#)
- CSEC\_STATUS\_EXT\_DEBUGGER
  - CSEc Driver, [195](#)
- CSEC\_STATUS\_INT\_DEBUGGER
  - CSEc Driver, [195](#)
- CSEC\_STATUS\_RND\_INIT
  - CSEc Driver, [195](#)
- CSEC\_STATUS\_SECURE\_BOOT
  - CSEc Driver, [195](#)
- CSEc Driver, [188](#)
  - CSEC\_BOOT\_MAC, [197](#)
  - CSEC\_BOOT\_MAC\_KEY, [197](#)
  - CSEC\_BOOT\_NOT\_DEFINED, [196](#)
  - CSEC\_BOOT\_PARALLEL, [196](#)
  - CSEC\_BOOT\_SERIAL, [196](#)
  - CSEC\_BOOT\_STRICT, [196](#)
  - CSEC\_CALL\_SEQ\_FIRST, [196](#)
  - CSEC\_CALL\_SEQ\_SUBSEQUENT, [196](#)
  - CSEC\_CMD\_BOOT\_DEFINE, [197](#)
  - CSEC\_CMD\_BOOT\_FAILURE, [197](#)
  - CSEC\_CMD\_BOOT\_OK, [197](#)

- CSEC\_CMD\_DBG\_AUTH, 197
- CSEC\_CMD\_DBG\_CHAL, 197
- CSEC\_CMD\_DEC\_CBC, 196
- CSEC\_CMD\_DEC\_ECB, 196
- CSEC\_CMD\_ENC\_CBC, 196
- CSEC\_CMD\_ENC\_ECB, 196
- CSEC\_CMD\_EXPORT\_RAM\_KEY, 196
- CSEC\_CMD\_EXTEND\_SEED, 196
- CSEC\_CMD\_GENERATE\_MAC, 196
- CSEC\_CMD\_GET\_ID, 197
- CSEC\_CMD\_INIT\_RNG, 196
- CSEC\_CMD\_LOAD\_KEY, 196
- CSEC\_CMD\_LOAD\_PLAIN\_KEY, 196
- CSEC\_CMD\_MP\_COMPRESS, 197
- CSEC\_CMD\_RESERVED\_1, 197
- CSEC\_CMD\_RESERVED\_2, 197
- CSEC\_CMD\_RND, 196
- CSEC\_CMD\_TRNG\_RND, 197
- CSEC\_CMD\_VERIFY\_MAC, 196
- CSEC\_DRV\_BootDefine, 198
- CSEC\_DRV\_BootFailure, 198
- CSEC\_DRV\_BootOK, 198
- CSEC\_DRV\_DbgAuth, 198
- CSEC\_DRV\_DbgChal, 198
- CSEC\_DRV\_DecryptCBC, 199
- CSEC\_DRV\_DecryptCBCAsync, 199
- CSEC\_DRV\_DecryptECB, 199
- CSEC\_DRV\_DecryptECBAsync, 200
- CSEC\_DRV\_Deinit, 200
- CSEC\_DRV\_EncryptCBC, 200
- CSEC\_DRV\_EncryptCBCAsync, 201
- CSEC\_DRV\_EncryptECB, 201
- CSEC\_DRV\_EncryptECBAsync, 201
- CSEC\_DRV\_ExportRAMKey, 202
- CSEC\_DRV\_ExtendSeed, 202
- CSEC\_DRV\_GenerateMAC, 202
- CSEC\_DRV\_GenerateMACAddrMode, 203
- CSEC\_DRV\_GenerateMACAsync, 203
- CSEC\_DRV\_GenerateRND, 203
- CSEC\_DRV\_GetAsyncCmdStatus, 204
- CSEC\_DRV\_GetID, 204
- CSEC\_DRV\_GetStatus, 204
- CSEC\_DRV\_Init, 204
- CSEC\_DRV\_InitRNG, 205
- CSEC\_DRV\_InstallCallback, 205
- CSEC\_DRV\_LoadKey, 205
- CSEC\_DRV\_LoadPlainKey, 205
- CSEC\_DRV\_MPCompress, 206
- CSEC\_DRV\_VerifyMAC, 206
- CSEC\_DRV\_VerifyMACAddrMode, 206
- CSEC\_DRV\_VerifyMACAsync, 208
- CSEC\_KEY\_1, 197
- CSEC\_KEY\_10, 197
- CSEC\_KEY\_11, 197
- CSEC\_KEY\_12, 197
- CSEC\_KEY\_13, 197
- CSEC\_KEY\_14, 197
- CSEC\_KEY\_15, 197
- CSEC\_KEY\_16, 197
- CSEC\_KEY\_17, 197
- CSEC\_KEY\_18, 197
- CSEC\_KEY\_19, 197
- CSEC\_KEY\_2, 197
- CSEC\_KEY\_20, 197
- CSEC\_KEY\_21, 197
- CSEC\_KEY\_3, 197
- CSEC\_KEY\_4, 197
- CSEC\_KEY\_5, 197
- CSEC\_KEY\_6, 197
- CSEC\_KEY\_7, 197
- CSEC\_KEY\_8, 197
- CSEC\_KEY\_9, 197
- CSEC\_MASTER\_ECU, 197
- CSEC\_RAM\_KEY, 197
- CSEC\_SECRET\_KEY, 197
- CSEC\_STATUS\_BOOT\_FINISHED, 195
- CSEC\_STATUS\_BOOT\_INIT, 195
- CSEC\_STATUS\_BOOT\_OK, 195
- CSEC\_STATUS\_BUSY, 195
- CSEC\_STATUS\_EXT\_DEBUGGER, 195
- CSEC\_STATUS\_INT\_DEBUGGER, 195
- CSEC\_STATUS\_RND\_INIT, 195
- CSEC\_STATUS\_SECURE\_BOOT, 195
- csec\_boot\_flavor\_t, 196
- csec\_call\_sequence\_t, 196
- csec\_callback\_t, 195
- csec\_cmd\_t, 196
- csec\_key\_id\_t, 197
- csec\_status\_t, 195
- CallBack
  - Flash Memory (Flash), 400
- Callback
  - lin\_state\_t, 508
- callback
  - clock\_manager\_callback\_user\_config\_t, 211
  - csec\_state\_t, 193
  - edma\_channel\_config\_t, 268
  - edma\_chn\_state\_t, 268
  - enet\_config\_t, 295
  - enet\_state\_t, 296
  - FlexCANState, 420
  - flexio\_i2c\_master\_user\_config\_t, 441
  - flexio\_i2s\_master\_user\_config\_t, 449
  - flexio\_i2s\_slave\_user\_config\_t, 451
  - flexio\_spi\_master\_user\_config\_t, 464
  - flexio\_spi\_slave\_user\_config\_t, 466
  - flexio\_uart\_user\_config\_t, 476
  - lpspi\_master\_config\_t, 553
  - lpspi\_slave\_config\_t, 557
  - lpspi\_state\_t, 554
  - qspi\_user\_config\_t, 696
  - sai\_user\_config\_t, 731
- callbackConfig
  - clock\_manager\_state\_t, 212
- callbackData
  - clock\_manager\_callback\_user\_config\_t, 211

- power\_manager\_callback\_user\_config\_t, 679
- callbackFunction
  - power\_manager\_callback\_user\_config\_t, 679
- callbackNum
  - clock\_manager\_state\_t, 212
- callbackParam
  - csec\_state\_t, 193
  - edma\_channel\_config\_t, 268
  - FlexCANState, 420
  - flexio\_i2c\_master\_user\_config\_t, 441
  - flexio\_i2s\_master\_user\_config\_t, 449
  - flexio\_i2s\_slave\_user\_config\_t, 451
  - flexio\_spi\_master\_user\_config\_t, 464
  - flexio\_spi\_slave\_user\_config\_t, 466
  - flexio\_uart\_user\_config\_t, 477
  - lpi2c\_master\_user\_config\_t, 524
  - lpi2c\_slave\_user\_config\_t, 525
  - lpspi\_master\_config\_t, 553
  - lpspi\_slave\_config\_t, 557
  - lpspi\_state\_t, 555
  - qspi\_user\_config\_t, 696
- callbackParams
  - rtc\_alarm\_config\_t, 712
  - rtc\_interrupt\_config\_t, 712
- callbackType
  - clock\_manager\_callback\_user\_config\_t, 211
  - power\_manager\_callback\_user\_config\_t, 679
- can
  - sbc\_int\_config\_t, 776
- canConf
  - sbc\_can\_conf\_t, 774
- canTransEvnt
  - sbc\_can\_conf\_t, 774
- cbs
  - sbc\_trans\_evnt\_stat\_t, 782
- cbse
  - sbc\_trans\_evnt\_t, 773
- cbss
  - sbc\_trans\_stat\_t, 779
- cf
  - sbc\_trans\_evnt\_stat\_t, 782
- cfdc
  - sbc\_can\_ctr\_t, 772
- cfe
  - sbc\_trans\_evnt\_t, 773
- cfs
  - sbc\_trans\_stat\_t, 779
- cgmConfig
  - clock\_manager\_user\_config\_t, 210
- cgmcsConfig
  - clock\_manager\_user\_config\_t, 210
- chMode
  - ftm\_output\_cmp\_ch\_param\_t, 367
- chainChannel
  - lpit\_user\_channel\_config\_t, 542
- channel
  - adc\_chan\_config\_t, 169
  - edma\_channel\_config\_t, 268
  - edma\_chn\_state\_t, 268
  - eim\_user\_channel\_config\_t, 286
  - erm\_user\_config\_t, 308
- ChannelCount
  - sai\_user\_config\_t, 731
- ChannelEnable
  - sai\_user\_config\_t, 732
- channelsCallbacks
  - ftm\_input\_ch\_param\_t, 360
  - ftm\_state\_t, 326
- channelsCallbacksParams
  - ftm\_input\_ch\_param\_t, 360
  - ftm\_state\_t, 326
- check\_timeout
  - lin\_tl\_descriptor\_t, 610
- check\_timeout\_type
  - lin\_tl\_descriptor\_t, 610
- checkBitMask
  - eim\_user\_channel\_config\_t, 286
- checksum
  - lin\_state\_t, 508
- chn
  - edma\_state\_t, 269
- chnArbitration
  - edma\_user\_config\_t, 267
- clkGate
  - peripheral\_clock\_config\_t, 816
- clkPhase
  - lpspi\_master\_config\_t, 553
  - lpspi\_slave\_config\_t, 557
- clkPolarity
  - lpspi\_master\_config\_t, 553
  - lpspi\_slave\_config\_t, 557
- clkPreDiv
  - pdb\_timer\_config\_t, 662
- clkPreMultFactor
  - pdb\_timer\_config\_t, 662
- clkSource
  - wdog\_user\_config\_t, 807
- clkSrc
  - peripheral\_clock\_config\_t, 816
- Clock Manager, 209
  - CLOCK\_MANAGER\_CALLBACK\_AFTER, 213
  - CLOCK\_MANAGER\_CALLBACK\_BEFORE, 213
  - CLOCK\_MANAGER\_CALLBACK\_BEFORE\_AF↔TER, 213
  - CLOCK\_MANAGER\_NOTIFY\_AFTER, 213
  - CLOCK\_MANAGER\_NOTIFY\_BEFORE, 213
  - CLOCK\_MANAGER\_NOTIFY\_RECOVER, 213
  - CLOCK\_MANAGER\_POLICY\_AGREEMENT, 213
  - CLOCK\_MANAGER\_POLICY\_FORCIBLE, 213
  - CLOCK\_SYS\_GetCurrentConfiguration, 213
  - CLOCK\_SYS\_GetErrorCallback, 213
  - CLOCK\_SYS\_GetFreq, 213
  - CLOCK\_SYS\_Init, 214
  - CLOCK\_SYS\_SetConfiguration, 214
  - CLOCK\_SYS\_UpdateConfiguration, 214
  - clock\_manager\_callback\_t, 212

- clock\_manager\_callback\_type\_t, 212
- clock\_manager\_notify\_t, 213
- clock\_manager\_policy\_t, 213
- Clock Manager Driver, 216
- clock\_manager\_callback\_t
  - Clock Manager, 212
- clock\_manager\_callback\_type\_t
  - Clock Manager, 212
- clock\_manager\_callback\_user\_config\_t, 211
  - callback, 211
  - callbackData, 211
  - callbackType, 211
- clock\_manager\_notify\_t
  - Clock Manager, 213
- clock\_manager\_policy\_t
  - Clock Manager, 213
- Clock\_manager\_s32k1xx, 217
  - CLOCK\_TRACE\_SRC\_CORE\_CLK, 223
  - CLOCK\_TRACE\_SRC\_PLATFORM\_CLK, 223
  - clock\_trace\_src\_t, 223
  - g\_RtcClkInFreq, 225
  - g\_TClkFreq, 225
  - g\_xtal0ClkFreq, 225
  - NUMBER\_OF\_TCLK\_INPUTS, 223
  - peripheralFeaturesList, 225
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_1, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_10, 224
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_11, 224
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_12, 224
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_13, 224
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_14, 224
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_15, 224
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_16, 224
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_2, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_3, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_4, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_5, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_6, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_7, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_8, 223
  - SCG\_SYSTEM\_CLOCK\_DIV\_BY\_9, 223
  - SCG\_SYSTEM\_CLOCK\_SRC\_FIRC, 224
  - SCG\_SYSTEM\_CLOCK\_SRC\_NONE, 224
  - SCG\_SYSTEM\_CLOCK\_SRC\_SIRC, 224
  - SCG\_SYSTEM\_CLOCK\_SRC\_SYS\_OSC, 224
  - SCG\_SYSTEM\_CLOCK\_SRC\_SYS\_PLL, 224
  - SIM\_CLKOUT\_DIV\_BY\_1, 224
  - SIM\_CLKOUT\_DIV\_BY\_2, 224
  - SIM\_CLKOUT\_DIV\_BY\_3, 224
  - SIM\_CLKOUT\_DIV\_BY\_4, 224
  - SIM\_CLKOUT\_DIV\_BY\_5, 224
  - SIM\_CLKOUT\_DIV\_BY\_6, 224
  - SIM\_CLKOUT\_DIV\_BY\_7, 224
  - SIM\_CLKOUT\_DIV\_BY\_8, 224
  - SIM\_CLKOUT\_SEL\_SYSTEM\_BUS\_CLK, 225
  - SIM\_CLKOUT\_SEL\_SYSTEM\_FIRC\_DIV2\_CLK, 224
  - SIM\_CLKOUT\_SEL\_SYSTEM\_HCLK, 224
  - SIM\_CLKOUT\_SEL\_SYSTEM\_LPO\_128K\_CLK, 225
  - SIM\_CLKOUT\_SEL\_SYSTEM\_LPO\_CLK, 225
  - SIM\_CLKOUT\_SEL\_SYSTEM\_RTC\_CLK, 225
  - SIM\_CLKOUT\_SEL\_SYSTEM\_SCG\_CLKOUT, 224
  - SIM\_CLKOUT\_SEL\_SYSTEM\_SIRC\_DIV2\_CLK, 224
  - SIM\_CLKOUT\_SEL\_SYSTEM\_SOSC\_DIV2\_CLK, 224
  - SIM\_CLKOUT\_SEL\_SYSTEM\_SPLL\_DIV2\_CLK, 224
  - SIM\_LPO\_CLK\_SEL\_LPO\_128K, 225
  - SIM\_LPO\_CLK\_SEL\_LPO\_1K, 225
  - SIM\_LPO\_CLK\_SEL\_LPO\_32K, 225
  - SIM\_LPO\_CLK\_SEL\_NO\_CLOCK, 225
  - SIM\_RTCCLK\_SEL\_FIRCDIV1\_CLK, 225
  - SIM\_RTCCLK\_SEL\_LPO\_32K, 225
  - SIM\_RTCCLK\_SEL\_RTC\_CLKIN, 225
  - SIM\_RTCCLK\_SEL\_SOSCDIV1\_CLK, 225
  - scg\_system\_clock\_div\_t, 223
  - scg\_system\_clock\_src\_t, 224
  - sim\_clkout\_div\_t, 224
  - sim\_clkout\_src\_t, 224
  - sim\_lpclock\_sel\_src\_t, 225
  - sim\_rtc\_clk\_sel\_src\_t, 225
- clock\_manager\_state\_t, 211
  - callbackConfig, 212
  - callbackNum, 212
  - clockConfigNum, 212
  - configTable, 212
  - curConfigIndex, 212
  - errorCallbackIndex, 212
- clock\_manager\_user\_config\_t, 210
  - cgmConfig, 210
  - cgmcsConfig, 210
  - mcmeConfig, 210
- clock\_notify\_struct\_t, 210
  - notifyType, 211
  - policy, 211
  - targetClockConfigIndex, 211
- clock\_src
  - qspi\_user\_config\_t, 696
- clock\_trace\_src\_t
  - Clock\_manager\_s32k1xx, 223
- clockConfigNum
  - clock\_manager\_state\_t, 212
- clockDivide
  - adc\_converter\_config\_t, 166
- clockModeConfig
  - scg\_config\_t, 820
- clockName
  - peripheral\_clock\_config\_t, 816
- clockOutConfig
  - rtc\_init\_config\_t, 711
  - scg\_config\_t, 820
  - sim\_clock\_config\_t, 222
- clockPhase

- flexio\_spi\_master\_user\_config\_t, [464](#)
- flexio\_spi\_slave\_user\_config\_t, [466](#)
- qspi\_user\_config\_t, [696](#)
- clockPolarity
  - flexio\_spi\_master\_user\_config\_t, [464](#)
  - flexio\_spi\_slave\_user\_config\_t, [466](#)
- clockSelect
  - lptmr\_config\_t, [570](#)
  - rtc\_init\_config\_t, [711](#)
- cmc
  - sbc\_can\_ctr\_t, [773](#)
- cmd
  - csec\_state\_t, [193](#)
- cmdInProgress
  - csec\_state\_t, [193](#)
- cmp\_anmux\_t, [238](#)
  - negativeInputMux, [238](#)
  - negativePortMux, [239](#)
  - positiveInputMux, [239](#)
  - positivePortMux, [239](#)
- cmp\_ch\_list\_t
  - Comparator Driver, [241](#)
- cmp\_ch\_number\_t
  - Comparator Driver, [241](#)
- cmp\_comparator\_t, [237](#)
  - dmaTriggerState, [237](#)
  - filterSampleCount, [237](#)
  - filterSamplePeriod, [237](#)
  - hysteresisLevel, [237](#)
  - inverterState, [237](#)
  - mode, [238](#)
  - offsetLevel, [238](#)
  - outputInterruptTrigger, [238](#)
  - outputSelect, [238](#)
  - pinState, [238](#)
  - powerMode, [238](#)
- cmp\_dac\_t, [239](#)
  - state, [239](#)
  - voltage, [239](#)
  - voltageReferenceSource, [239](#)
- cmp\_fixed\_port\_t
  - Comparator Driver, [242](#)
- cmp\_hysteresis\_t
  - Comparator Driver, [242](#)
- cmp\_inverter\_t
  - Comparator Driver, [242](#)
- cmp\_mode\_t
  - Comparator Driver, [242](#)
- cmp\_module\_t, [240](#)
  - comparator, [241](#)
  - dac, [241](#)
  - mux, [241](#)
  - triggerMode, [241](#)
- cmp\_offset\_t
  - Comparator Driver, [242](#)
- cmp\_output\_enable\_t
  - Comparator Driver, [243](#)
- cmp\_output\_select\_t
  - Comparator Driver, [243](#)
- cmp\_output\_trigger\_t
  - Comparator Driver, [243](#)
- cmp\_port\_mux\_t
  - Comparator Driver, [243](#)
- cmp\_power\_mode\_t
  - Comparator Driver, [243](#)
- cmp\_trigger\_mode\_t, [239](#)
  - fixedChannel, [240](#)
  - fixedPort, [240](#)
  - initializationDelay, [240](#)
  - programedState, [240](#)
  - roundRobinChannelsState, [240](#)
  - roundRobinInterruptState, [240](#)
  - roundRobinState, [240](#)
  - samples, [240](#)
- cmp\_voltage\_reference\_t
  - Comparator Driver, [244](#)
- cntByte
  - lin\_state\_t, [509](#)
- coll\_resolv\_schd
  - lin\_associate\_frame\_t, [606](#)
- columnAddr
  - qspi\_user\_config\_t, [696](#)
- Common Core API., [226](#)
  - BUS\_ACTIVITY\_SET, [226](#)
  - ERROR\_IN\_RESPONSE, [226](#)
  - EVENT\_TRIGGER\_COLLISION\_SET, [226](#)
  - GO\_TO\_SLEEP\_SET, [226](#)
  - OVERRUN, [226](#)
  - SAVE\_CONFIG\_SET, [227](#)
  - SUCCESSFULL\_TRANSFER, [227](#)
- Common Transport Layer API, [228](#)
  - DIAG\_SERVICE\_CALLBACK\_HANDLER, [228](#)
  - GENERAL\_REJECT, [228](#)
  - LD\_ANY\_FUNCTION, [229](#)
  - LD\_ANY\_MESSAGE, [229](#)
  - LD\_ANY\_SUPPLIER, [229](#)
  - LD\_BROADCAST, [229](#)
  - LD\_DATA\_ERROR, [229](#)
  - LD\_FUNCTIONAL\_NAD, [229](#)
  - LD\_LENGTH\_NOT\_CORRECT, [229](#)
  - LD\_LENGTH\_TOO\_SHORT, [229](#)
  - LD\_READ\_OK, [229](#)
  - LD\_SET\_OK, [229](#)
  - LIN\_PRODUCT\_ID, [229](#)
  - LIN\_SERIAL\_NUMBER, [230](#)
  - lin\_diag\_service\_callback, [231](#)
  - NEGATIVE, [230](#)
  - POSITIVE, [230](#)
  - RECEIVING, [230](#)
  - RES\_NEGATIVE, [230](#)
  - RES\_POSITIVE, [230](#)
  - SERVICE\_NOT\_SUPPORTED, [230](#)
  - SERVICE\_TARGET\_RESET, [230](#)
  - SUBFUNCTION\_NOT\_SUPPORTED, [230](#)
  - TRANSMITTING, [230](#)
- compVal1

- adc\_compare\_config\_t, 168
- compVal2
  - adc\_compare\_config\_t, 168
- comparator
  - cmp\_module\_t, 241
- Comparator (CMP), 232
- Comparator Driver, 235
  - CMP\_AVAILABLE, 243
  - CMP\_BOTH\_EDGES, 243
  - CMP\_CONTINUOUS, 242
  - CMP\_COUT, 243
  - CMP\_COUTA, 243
  - CMP\_DAC, 243
  - CMP\_DISABLED, 242
  - CMP\_DRV\_ClearInputFlags, 244
  - CMP\_DRV\_ClearOutputFlags, 244
  - CMP\_DRV\_ConfigComparator, 244
  - CMP\_DRV\_ConfigDAC, 245
  - CMP\_DRV\_ConfigMUX, 245
  - CMP\_DRV\_ConfigTriggerMode, 245
  - CMP\_DRV\_GetComparatorConfig, 245
  - CMP\_DRV\_GetConfigAll, 246
  - CMP\_DRV\_GetDACConfig, 246
  - CMP\_DRV\_GetInitConfigAll, 246
  - CMP\_DRV\_GetInitConfigComparator, 247
  - CMP\_DRV\_GetInitConfigDAC, 247
  - CMP\_DRV\_GetInitConfigMUX, 247
  - CMP\_DRV\_GetInitTriggerMode, 247
  - CMP\_DRV\_GetInputFlags, 248
  - CMP\_DRV\_GetMUXConfig, 248
  - CMP\_DRV\_GetOutputFlags, 248
  - CMP\_DRV\_GetTriggerModeConfig, 249
  - CMP\_DRV\_Init, 249
  - CMP\_DRV\_Reset, 249
  - CMP\_FALLING\_EDGE, 243
  - CMP\_HIGH\_SPEED, 244
  - CMP\_INPUT\_FLAGS\_MASK, 241
  - CMP\_INPUT\_FLAGS\_SHIFT, 241
  - CMP\_INVERT, 242
  - CMP\_LEVEL\_HYS\_0, 242
  - CMP\_LEVEL\_HYS\_1, 242
  - CMP\_LEVEL\_HYS\_2, 242
  - CMP\_LEVEL\_HYS\_3, 242
  - CMP\_LEVEL\_OFFSET\_0, 243
  - CMP\_LEVEL\_OFFSET\_1, 243
  - CMP\_LOW\_SPEED, 244
  - CMP\_MINUS\_FIXED, 242
  - CMP\_MUX, 243
  - CMP\_NO\_EVENT, 243
  - CMP\_NORMAL, 242
  - CMP\_PLUS\_FIXED, 242
  - CMP\_RISING\_EDGE, 243
  - CMP\_ROUND\_ROBIN\_CHANNELS\_MASK, 241
  - CMP\_ROUND\_ROBIN\_CHANNELS\_SHIFT, 241
  - CMP\_SAMPLED\_FILTERED\_EXT\_CLK, 242
  - CMP\_SAMPLED\_FILTERED\_INT\_CLK, 242
  - CMP\_SAMPLED\_NONFILTERED\_EXT\_CLK, 242
  - CMP\_SAMPLED\_NONFILTERED\_INT\_CLK, 242
  - CMP\_UNAVAILABLE, 243
  - CMP\_VIN1, 244
  - CMP\_VIN2, 244
  - CMP\_WINDOWED, 242
  - CMP\_WINDOWED\_FILTERED, 242
  - CMP\_WINDOWED\_RESAMPLED, 242
  - cmp\_ch\_list\_t, 241
  - cmp\_ch\_number\_t, 241
  - cmp\_fixed\_port\_t, 242
  - cmp\_hysteresis\_t, 242
  - cmp\_inverter\_t, 242
  - cmp\_mode\_t, 242
  - cmp\_offset\_t, 242
  - cmp\_output\_enable\_t, 243
  - cmp\_output\_select\_t, 243
  - cmp\_output\_trigger\_t, 243
  - cmp\_port\_mux\_t, 243
  - cmp\_power\_mode\_t, 243
  - cmp\_voltage\_reference\_t, 244
  - compareEnable
    - adc\_compare\_config\_t, 168
  - compareGreaterThanEnable
    - adc\_compare\_config\_t, 168
  - compareHigh
    - ewm\_init\_config\_t, 313
  - compareLow
    - ewm\_init\_config\_t, 313
  - compareRangeFuncEnable
    - adc\_compare\_config\_t, 168
  - compareValue
    - lptmr\_config\_t, 570
  - comparedValue
    - ftm\_output\_cmp\_ch\_param\_t, 367
  - compensation
    - rtc\_init\_config\_t, 711
  - compensationInterval
    - rtc\_init\_config\_t, 711
  - complementChecksum
    - crc\_user\_config\_t, 182
  - configTable
    - clock\_manager\_state\_t, 212
  - configs
    - power\_manager\_state\_t, 680
  - configsNumber
    - power\_manager\_state\_t, 680
  - configured\_NAD\_ptr
    - lin\_node\_attribute\_t, 605
  - continuousConvEnable
    - adc\_converter\_config\_t, 166
  - continuousModeEn
    - ftm\_input\_ch\_param\_t, 360
  - continuousModeEnable
    - pdb\_timer\_config\_t, 662
  - control
    - sbc\_factories\_conf\_t, 777
  - controlRegisterLock
    - rtc\_register\_lock\_config\_t, 714

- Controller Area Network with Flexible Data Rate (FlexCAN), 250
- Cooked API, 252
  - ld\_receive\_message, 252
  - ld\_rx\_status, 252
  - ld\_send\_message, 253
  - ld\_tx\_status, 253
- core
  - sys\_clk\_config\_t, 829
- coscs
  - sbc\_trans\_stat\_t, 779
- count
  - pcc\_config\_t, 815
- counter
  - ftm\_quad\_decoder\_state\_t, 380
- counterDirection
  - ftm\_quad\_decoder\_state\_t, 381
- counterUnits
  - lptmr\_config\_t, 570
- cpnc
  - sbc\_can\_ctr\_t, 773
- cpnerr
  - sbc\_trans\_stat\_t, 779
- cpns
  - sbc\_trans\_stat\_t, 779
- crc\_transpose\_t
  - CRC Driver, 182
- crc\_user\_config\_t, 181
  - complementChecksum, 182
  - seed, 182
  - writeTranspose, 182
- Cryptographic Services Engine (CSEc), 254
- cs
  - flexcan\_msgbuff\_t, 418
- csHoldTime
  - qspi\_user\_config\_t, 696
- csSetupTime
  - qspi\_user\_config\_t, 697
- csec\_boot\_flavor\_t
  - CSEc Driver, 196
- csec\_call\_sequence\_t
  - CSEc Driver, 196
- csec\_callback\_t
  - CSEc Driver, 195
- csec\_cmd\_t
  - CSEc Driver, 196
- csec\_key\_id\_t
  - CSEc Driver, 197
- csec\_state\_t, 192
  - callback, 193
  - callbackParam, 193
  - cmd, 193
  - cmdInProgress, 193
  - errCode, 193
  - fullSize, 193
  - index, 193
  - inputBuff, 193
  - iv, 194
  - keyId, 194
  - mac, 194
  - macLen, 194
  - macWritten, 194
  - msgLen, 194
  - outputBuff, 194
  - partSize, 194
  - seq, 194
  - verifStatus, 194
- csec\_status\_t
  - CSEc Driver, 195
- cts
  - sbc\_trans\_stat\_t, 780
- curConfigIndex
  - clock\_manager\_state\_t, 212
- current\_id
  - lin\_protocol\_state\_t, 616
- currentConfig
  - power\_manager\_state\_t, 680
- currentEventId
  - lin\_state\_t, 509
- currentId
  - lin\_state\_t, 509
- currentNodeState
  - lin\_state\_t, 509
- currentPid
  - lin\_state\_t, 509
- cw
  - sbc\_trans\_evnt\_stat\_t, 782
- cwe
  - sbc\_trans\_evnt\_t, 773
- Cyclic Redundancy Check (CRC), 255
- DAYS\_IN\_A\_LEAP\_YEAR
  - Real Time Clock Driver, 714
- DAYS\_IN\_A\_YEAR
  - Real Time Clock Driver, 714
- DFLASH\_IFR\_READRESOURCE\_ADDRESS
  - Flash Memory (Flash), 390
- DFlashBase
  - Flash Memory (Flash), 401
- DFlashSize
  - Flash Memory (Flash), 401
- DIAG\_INTERLEAVE\_MODE
  - Low level API, 621
- DIAG\_NO\_RESPONSE
  - Low level API, 621
- DIAG\_NONE
  - Low level API, 621
- DIAG\_NOT\_START
  - Low level API, 621
- DIAG\_ONLY\_MODE
  - Low level API, 621
- DIAG\_RESPONSE
  - Low level API, 621
- DIAG\_SERVICE\_CALLBACK\_HANDLER
  - Common Transport Layer API, 228
- dac
  - cmp\_module\_t, 241

- datRate
  - sbc\_can\_conf\_t, 774
- data
  - enet\_buffer\_t, 294
  - flexcan\_msgbuff\_t, 418
- data\_length
  - flexcan\_data\_info\_t, 420
- dataLen
  - flexcan\_msgbuff\_t, 418
- dataMask
  - eim\_user\_channel\_config\_t, 286
  - sbc\_can\_conf\_t, 774
- dataPin
  - flexio\_uart\_user\_config\_t, 477
- dataRate
  - qspi\_user\_config\_t, 697
- day
  - rtc\_timedate\_t, 710
- deadTime
  - ftm\_combined\_ch\_param\_t, 374
- deadTimePrescaler
  - ftm\_pwm\_param\_t, 375
- deadTimeValue
  - ftm\_pwm\_param\_t, 375
- debug
  - wdog\_op\_mode\_t, 806
- DefaultISR
  - Interrupt Manager (Interrupt), 495
- delay\_integer
  - lin\_schedule\_data\_t, 608
- destAddr
  - edma\_transfer\_config\_t, 271
- destLastAddrAdjust
  - edma\_transfer\_config\_t, 271
- destModulo
  - edma\_transfer\_config\_t, 271
- destOffset
  - edma\_transfer\_config\_t, 271
- destTransferSize
  - edma\_transfer\_config\_t, 271
- diag\_IO\_control
  - Diagnostic services, 258
- diag\_clear\_flag
  - Diagnostic services, 257
- diag\_fault\_memory\_clear
  - Diagnostic services, 257
- diag\_fault\_memory\_read
  - Diagnostic services, 257
- diag\_get\_flag
  - Diagnostic services, 258
- diag\_interleave\_state
  - lin\_tl\_descriptor\_t, 610
- diag\_interleaved\_state\_t
  - Low level API, 621
- diag\_read\_data\_by\_identifier
  - Diagnostic services, 258
- diag\_session\_control
  - Diagnostic services, 258
- diag\_state
  - lin\_tl\_descriptor\_t, 610
- diag\_write\_data\_by\_identifier
  - Diagnostic services, 259
- Diagnostic services, 256
  - diag\_IO\_control, 258
  - diag\_clear\_flag, 257
  - diag\_fault\_memory\_clear, 257
  - diag\_fault\_memory\_read, 257
  - diag\_get\_flag, 258
  - diag\_read\_data\_by\_identifier, 258
  - diag\_session\_control, 258
  - diag\_write\_data\_by\_identifier, 259
- diagnostic\_class
  - lin\_protocol\_user\_config\_t, 613
- diagnostic\_mode
  - lin\_protocol\_state\_t, 616
- Direct Memory Access (DMA), 260
- direction
  - flexio\_uart\_user\_config\_t, 477
  - pin\_settings\_config\_t, 671
- div1
  - scg\_firc\_config\_t, 821
  - scg\_sirc\_config\_t, 823
  - scg\_sosc\_config\_t, 824
  - scg\_spill\_config\_t, 826
- div2
  - scg\_firc\_config\_t, 821
  - scg\_sirc\_config\_t, 823
  - scg\_sosc\_config\_t, 824
  - scg\_spill\_config\_t, 826
- divBus
  - scg\_system\_clock\_config\_t, 223
- divCore
  - scg\_system\_clock\_config\_t, 223
- divEnable
  - sim\_trace\_clock\_config\_t, 221
- divFraction
  - sim\_trace\_clock\_config\_t, 221
- divSlow
  - scg\_system\_clock\_config\_t, 223
- divider
  - periph\_clk\_config\_t, 816
  - peripheral\_clock\_config\_t, 816
  - sim\_clock\_out\_config\_t, 218
  - sim\_trace\_clock\_config\_t, 221
- dlc
  - sbc\_frame\_t, 774
- DmaChannel
  - sai\_user\_config\_t, 732
- dmaChannel
  - flexio\_uart\_user\_config\_t, 477
  - lpi2c\_master\_user\_config\_t, 524
  - lpi2c\_slave\_user\_config\_t, 525
  - qspi\_user\_config\_t, 697
- dmaEnable
  - adc\_converter\_config\_t, 166
  - pdb\_timer\_config\_t, 663

- dmaRequest
  - lptmr\_config\_t, 570
- dmaSupport
  - flash\_mx25l6433f\_user\_config\_t, 404
  - qspi\_user\_config\_t, 697
- dmaTriggerState
  - cmp\_comparator\_t, 237
- Driver and cluster management, 261
  - \_sys\_init, 261
- driverType
  - flexio\_i2c\_master\_user\_config\_t, 441
  - flexio\_i2s\_master\_user\_config\_t, 449
  - flexio\_i2s\_slave\_user\_config\_t, 451
  - flexio\_spi\_master\_user\_config\_t, 465
  - flexio\_spi\_slave\_user\_config\_t, 466
  - flexio\_uart\_user\_config\_t, 477
- drv\_config\_t, 813
  - isInit, 813
  - lpspilntace, 813
  - watchdogCtr, 813
- dstOffsetEnable
  - edma\_loop\_transfer\_config\_t, 270
- EDMA Driver, 262
  - EDMA\_ARBITRATION\_FIXED\_PRIORITY, 273
  - EDMA\_ARBITRATION\_ROUND\_ROBIN, 273
  - EDMA\_CHN\_DEFAULT\_PRIORITY, 274
  - EDMA\_CHN\_ERR\_INT, 273
  - EDMA\_CHN\_ERROR, 274
  - EDMA\_CHN\_HALF\_MAJOR\_LOOP\_INT, 273
  - EDMA\_CHN\_MAJOR\_LOOP\_INT, 273
  - EDMA\_CHN\_NORMAL, 274
  - EDMA\_CHN\_PRIORITY\_0, 274
  - EDMA\_CHN\_PRIORITY\_1, 274
  - EDMA\_CHN\_PRIORITY\_10, 274
  - EDMA\_CHN\_PRIORITY\_11, 274
  - EDMA\_CHN\_PRIORITY\_12, 274
  - EDMA\_CHN\_PRIORITY\_13, 274
  - EDMA\_CHN\_PRIORITY\_14, 274
  - EDMA\_CHN\_PRIORITY\_15, 274
  - EDMA\_CHN\_PRIORITY\_2, 274
  - EDMA\_CHN\_PRIORITY\_3, 274
  - EDMA\_CHN\_PRIORITY\_4, 274
  - EDMA\_CHN\_PRIORITY\_5, 274
  - EDMA\_CHN\_PRIORITY\_6, 274
  - EDMA\_CHN\_PRIORITY\_7, 274
  - EDMA\_CHN\_PRIORITY\_8, 274
  - EDMA\_CHN\_PRIORITY\_9, 274
  - EDMA\_DRV\_CancelTransfer, 276
  - EDMA\_DRV\_Channellnit, 276
  - EDMA\_DRV\_ClearTCD, 276
  - EDMA\_DRV\_ConfigLoopTransfer, 276
  - EDMA\_DRV\_ConfigMultiBlockTransfer, 277
  - EDMA\_DRV\_ConfigScatterGatherTransfer, 277
  - EDMA\_DRV\_ConfigSingleBlockTransfer, 278
  - EDMA\_DRV\_ConfigureInterrupt, 278
  - EDMA\_DRV\_Deinit, 279
  - EDMA\_DRV\_DisableRequestsOnTransfer↔  
Complete, 279
  - EDMA\_DRV\_GetChannelStatus, 279
  - EDMA\_DRV\_GetRemainingMajorIterationsCount,  
279
  - EDMA\_DRV\_Init, 280
  - EDMA\_DRV\_InstallCallback, 280
  - EDMA\_DRV\_PushConfigToReg, 280
  - EDMA\_DRV\_PushConfigToSTCD, 281
  - EDMA\_DRV\_ReleaseChannel, 281
  - EDMA\_DRV\_SetChannelRequest, 281
  - EDMA\_DRV\_SetDestAddr, 281
  - EDMA\_DRV\_SetDestLastAddrAdjustment, 282
  - EDMA\_DRV\_SetDestOffset, 282
  - EDMA\_DRV\_SetDestWriteChunkSize, 282
  - EDMA\_DRV\_SetMajorLoopIterationCount, 282
  - EDMA\_DRV\_SetMinorLoopBlockSize, 282
  - EDMA\_DRV\_SetScatterGatherLink, 283
  - EDMA\_DRV\_SetSrcAddr, 283
  - EDMA\_DRV\_SetSrcLastAddrAdjustment, 283
  - EDMA\_DRV\_SetSrcOffset, 283
  - EDMA\_DRV\_SetSrcReadChunkSize, 283
  - EDMA\_DRV\_StartChannel, 284
  - EDMA\_DRV\_StopChannel, 284
  - EDMA\_DRV\_TriggerSwRequest, 284
  - EDMA\_ERR\_LSB\_MASK, 272
  - EDMA\_MODULO\_128B, 274
  - EDMA\_MODULO\_128KB, 275
  - EDMA\_MODULO\_128MB, 275
  - EDMA\_MODULO\_16B, 274
  - EDMA\_MODULO\_16KB, 275
  - EDMA\_MODULO\_16MB, 275
  - EDMA\_MODULO\_1GB, 275
  - EDMA\_MODULO\_1KB, 275
  - EDMA\_MODULO\_1MB, 275
  - EDMA\_MODULO\_256B, 275
  - EDMA\_MODULO\_256KB, 275
  - EDMA\_MODULO\_256MB, 275
  - EDMA\_MODULO\_2B, 274
  - EDMA\_MODULO\_2GB, 275
  - EDMA\_MODULO\_2KB, 275
  - EDMA\_MODULO\_2MB, 275
  - EDMA\_MODULO\_32B, 274
  - EDMA\_MODULO\_32KB, 275
  - EDMA\_MODULO\_32MB, 275
  - EDMA\_MODULO\_4B, 274
  - EDMA\_MODULO\_4KB, 275
  - EDMA\_MODULO\_4MB, 275
  - EDMA\_MODULO\_512B, 275
  - EDMA\_MODULO\_512KB, 275
  - EDMA\_MODULO\_512MB, 275
  - EDMA\_MODULO\_64B, 274
  - EDMA\_MODULO\_64KB, 275
  - EDMA\_MODULO\_64MB, 275
  - EDMA\_MODULO\_8B, 274
  - EDMA\_MODULO\_8KB, 275
  - EDMA\_MODULO\_8MB, 275
  - EDMA\_MODULO\_OFF, 274
  - EDMA\_TRANSFER\_MEM2MEM, 275
  - EDMA\_TRANSFER\_MEM2PERIPH, 275

- EDMA\_TRANSFER\_PERIPH2MEM, [275](#)
- EDMA\_TRANSFER\_PERIPH2PERIPH, [275](#)
- EDMA\_TRANSFER\_SIZE\_16B, [275](#)
- EDMA\_TRANSFER\_SIZE\_1B, [275](#)
- EDMA\_TRANSFER\_SIZE\_2B, [275](#)
- EDMA\_TRANSFER\_SIZE\_32B, [275](#)
- EDMA\_TRANSFER\_SIZE\_4B, [275](#)
- edma\_arbitration\_algorithm\_t, [273](#)
- edma\_callback\_t, [273](#)
- edma\_channel\_interrupt\_t, [273](#)
- edma\_channel\_priority\_t, [273](#)
- edma\_chn\_status\_t, [274](#)
- edma\_modulo\_t, [274](#)
- edma\_transfer\_size\_t, [275](#)
- edma\_transfer\_type\_t, [275](#)
- STCD\_ADDR, [273](#)
- STCD\_SIZE, [273](#)
- EDMA\_ARBITRATION\_FIXED\_PRIORITY
  - EDMA Driver, [273](#)
- EDMA\_ARBITRATION\_ROUND\_ROBIN
  - EDMA Driver, [273](#)
- EDMA\_CHN\_DEFAULT\_PRIORITY
  - EDMA Driver, [274](#)
- EDMA\_CHN\_ERR\_INT
  - EDMA Driver, [273](#)
- EDMA\_CHN\_ERROR
  - EDMA Driver, [274](#)
- EDMA\_CHN\_HALF\_MAJOR\_LOOP\_INT
  - EDMA Driver, [273](#)
- EDMA\_CHN\_MAJOR\_LOOP\_INT
  - EDMA Driver, [273](#)
- EDMA\_CHN\_NORMAL
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_0
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_1
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_10
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_11
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_12
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_13
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_14
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_15
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_2
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_3
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_4
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_5
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_6
  - EDMA Driver, [274](#)
- EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_7
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_8
  - EDMA Driver, [274](#)
- EDMA\_CHN\_PRIORITY\_9
  - EDMA Driver, [274](#)
- EDMA\_DRV\_CancelTransfer
  - EDMA Driver, [276](#)
- EDMA\_DRV\_ChannelInit
  - EDMA Driver, [276](#)
- EDMA\_DRV\_ClearTCD
  - EDMA Driver, [276](#)
- EDMA\_DRV\_ConfigLoopTransfer
  - EDMA Driver, [276](#)
- EDMA\_DRV\_ConfigMultiBlockTransfer
  - EDMA Driver, [277](#)
- EDMA\_DRV\_ConfigScatterGatherTransfer
  - EDMA Driver, [277](#)
- EDMA\_DRV\_ConfigSingleBlockTransfer
  - EDMA Driver, [278](#)
- EDMA\_DRV\_ConfigureInterrupt
  - EDMA Driver, [278](#)
- EDMA\_DRV\_Deinit
  - EDMA Driver, [279](#)
- EDMA\_DRV\_DisableRequestsOnTransferComplete
  - EDMA Driver, [279](#)
- EDMA\_DRV\_GetChannelStatus
  - EDMA Driver, [279](#)
- EDMA\_DRV\_GetRemainingMajorIterationsCount
  - EDMA Driver, [279](#)
- EDMA\_DRV\_Init
  - EDMA Driver, [280](#)
- EDMA\_DRV\_InstallCallback
  - EDMA Driver, [280](#)
- EDMA\_DRV\_PushConfigToReg
  - EDMA Driver, [280](#)
- EDMA\_DRV\_PushConfigToSTCD
  - EDMA Driver, [281](#)
- EDMA\_DRV\_ReleaseChannel
  - EDMA Driver, [281](#)
- EDMA\_DRV\_SetChannelRequest
  - EDMA Driver, [281](#)
- EDMA\_DRV\_SetDestAddr
  - EDMA Driver, [281](#)
- EDMA\_DRV\_SetDestLastAddrAdjustment
  - EDMA Driver, [282](#)
- EDMA\_DRV\_SetDestOffset
  - EDMA Driver, [282](#)
- EDMA\_DRV\_SetDestWriteChunkSize
  - EDMA Driver, [282](#)
- EDMA\_DRV\_SetMajorLoopIterationCount
  - EDMA Driver, [282](#)
- EDMA\_DRV\_SetMinorLoopBlockSize
  - EDMA Driver, [282](#)
- EDMA\_DRV\_SetScatterGatherLink
  - EDMA Driver, [283](#)
- EDMA\_DRV\_SetSrcAddr

- EDMA Driver, [283](#)
- EDMA\_DRV\_SetSrcLastAddrAdjustment
  - EDMA Driver, [283](#)
- EDMA\_DRV\_SetSrcOffset
  - EDMA Driver, [283](#)
- EDMA\_DRV\_SetSrcReadChunkSize
  - EDMA Driver, [283](#)
- EDMA\_DRV\_StartChannel
  - EDMA Driver, [284](#)
- EDMA\_DRV\_StopChannel
  - EDMA Driver, [284](#)
- EDMA\_DRV\_TriggerSwRequest
  - EDMA Driver, [284](#)
- EDMA\_ERR\_LSB\_MASK
  - EDMA Driver, [272](#)
- EDMA\_MODULO\_128B
  - EDMA Driver, [274](#)
- EDMA\_MODULO\_128KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_128MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_16B
  - EDMA Driver, [274](#)
- EDMA\_MODULO\_16KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_16MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_1GB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_1KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_1MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_256B
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_256KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_256MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_2B
  - EDMA Driver, [274](#)
- EDMA\_MODULO\_2GB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_2KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_2MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_32B
  - EDMA Driver, [274](#)
- EDMA\_MODULO\_32KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_32MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_4B
  - EDMA Driver, [274](#)
- EDMA\_MODULO\_4KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_4MB
  - EDMA Driver, [275](#)
- EDMA Driver, [275](#)
- EDMA\_MODULO\_512B
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_512KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_512MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_64B
  - EDMA Driver, [274](#)
- EDMA\_MODULO\_64KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_64MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_8B
  - EDMA Driver, [274](#)
- EDMA\_MODULO\_8KB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_8MB
  - EDMA Driver, [275](#)
- EDMA\_MODULO\_OFF
  - EDMA Driver, [274](#)
- EDMA\_TRANSFER\_MEM2MEM
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_MEM2PERIPH
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_PERIPH2MEM
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_PERIPH2PERIPH
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_SIZE\_16B
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_SIZE\_1B
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_SIZE\_2B
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_SIZE\_32B
  - EDMA Driver, [275](#)
- EDMA\_TRANSFER\_SIZE\_4B
  - EDMA Driver, [275](#)
- EEE\_COMPLETE\_INTERRUPT\_QUICK\_WRITE
  - Flash Memory (Flash), [394](#)
- EEE\_DISABLE
  - Flash Memory (Flash), [394](#)
- EEE\_ENABLE
  - Flash Memory (Flash), [393](#)
- EEE\_QUICK\_WRITE
  - Flash Memory (Flash), [394](#)
- EEE\_STATUS\_QUERY
  - Flash Memory (Flash), [394](#)
- EEESize
  - Flash Memory (Flash), [401](#)
- EERAMBase
  - Flash Memory (Flash), [401](#)
- EIM Driver, [285](#)
- EIM\_CHECKBITMASK\_DEFAULT, [287](#)
- EIM\_DATAMASK\_DEFAULT, [287](#)
- EIM\_DRV\_ConfigChannel, [287](#)
- EIM\_DRV\_Deinit, [287](#)

- EIM\_DRV\_GetChannelConfig, [287](#)
- EIM\_DRV\_GetDefaultConfig, [288](#)
- EIM\_DRV\_Init, [288](#)
- EIM\_CHECKBITMASK\_DEFAULT
  - EIM Driver, [287](#)
- EIM\_DATAMASK\_DEFAULT
  - EIM Driver, [287](#)
- EIM\_DRV\_ConfigChannel
  - EIM Driver, [287](#)
- EIM\_DRV\_Deinit
  - EIM Driver, [287](#)
- EIM\_DRV\_GetChannelConfig
  - EIM Driver, [287](#)
- EIM\_DRV\_GetDefaultConfig
  - EIM Driver, [288](#)
- EIM\_DRV\_Init
  - EIM Driver, [288](#)
- ENET Driver, [289](#)
  - ENET\_BABR\_INTERRUPT, [299](#)
  - ENET\_BABT\_INTERRUPT, [299](#)
  - ENET\_BUFF\_ALIGN, [297](#)
  - ENET\_BUFF\_IS\_ALIGNED, [297](#)
  - ENET\_BUFFDESCR\_ALIGN, [297](#)
  - ENET\_BUFFDESCR\_IS\_ALIGNED, [297](#)
  - ENET\_CTR\_IEEE\_R\_ALIGN, [299](#)
  - ENET\_CTR\_IEEE\_R\_CRC, [299](#)
  - ENET\_CTR\_IEEE\_R\_DROP, [299](#)
  - ENET\_CTR\_IEEE\_R\_FDXFC, [299](#)
  - ENET\_CTR\_IEEE\_R\_FRAME\_OK, [299](#)
  - ENET\_CTR\_IEEE\_R\_MACERR, [299](#)
  - ENET\_CTR\_IEEE\_R\_OCTETS\_OK, [299](#)
  - ENET\_CTR\_IEEE\_T\_1COL, [298](#)
  - ENET\_CTR\_IEEE\_T\_CSERR, [298](#)
  - ENET\_CTR\_IEEE\_T\_DEF, [298](#)
  - ENET\_CTR\_IEEE\_T\_DROP, [298](#)
  - ENET\_CTR\_IEEE\_T\_EXCOL, [298](#)
  - ENET\_CTR\_IEEE\_T\_FDXFC, [298](#)
  - ENET\_CTR\_IEEE\_T\_FRAME\_OK, [298](#)
  - ENET\_CTR\_IEEE\_T\_LCOL, [298](#)
  - ENET\_CTR\_IEEE\_T\_MACERR, [298](#)
  - ENET\_CTR\_IEEE\_T\_MCOL, [298](#)
  - ENET\_CTR\_IEEE\_T\_OCTETS\_OK, [298](#)
  - ENET\_CTR\_IEEE\_T\_SQE, [298](#)
  - ENET\_CTR\_RMON\_R\_BC\_PKT, [298](#)
  - ENET\_CTR\_RMON\_R\_CRC\_ALIGN, [298](#)
  - ENET\_CTR\_RMON\_R\_FRAG, [299](#)
  - ENET\_CTR\_RMON\_R\_JAB, [299](#)
  - ENET\_CTR\_RMON\_R\_MC\_PKT, [298](#)
  - ENET\_CTR\_RMON\_R\_OCTETS, [299](#)
  - ENET\_CTR\_RMON\_R\_OVERSIZE, [299](#)
  - ENET\_CTR\_RMON\_R\_P1024TO2047, [299](#)
  - ENET\_CTR\_RMON\_R\_P128TO255, [299](#)
  - ENET\_CTR\_RMON\_R\_P256TO511, [299](#)
  - ENET\_CTR\_RMON\_R\_P512TO1023, [299](#)
  - ENET\_CTR\_RMON\_R\_P64, [299](#)
  - ENET\_CTR\_RMON\_R\_P65TO127, [299](#)
  - ENET\_CTR\_RMON\_R\_P\_GTE2048, [299](#)
  - ENET\_CTR\_RMON\_R\_PACKETS, [298](#)
  - ENET\_CTR\_RMON\_R\_RESVD\_0, [299](#)
  - ENET\_CTR\_RMON\_R\_UNDERSIZE, [298](#)
  - ENET\_CTR\_RMON\_T\_BC\_PKT, [298](#)
  - ENET\_CTR\_RMON\_T\_COL, [298](#)
  - ENET\_CTR\_RMON\_T\_CRC\_ALIGN, [298](#)
  - ENET\_CTR\_RMON\_T\_DROP, [298](#)
  - ENET\_CTR\_RMON\_T\_FRAG, [298](#)
  - ENET\_CTR\_RMON\_T\_JAB, [298](#)
  - ENET\_CTR\_RMON\_T\_MC\_PKT, [298](#)
  - ENET\_CTR\_RMON\_T\_OCTETS, [298](#)
  - ENET\_CTR\_RMON\_T\_OVERSIZE, [298](#)
  - ENET\_CTR\_RMON\_T\_P1024TO2047, [298](#)
  - ENET\_CTR\_RMON\_T\_P128TO255, [298](#)
  - ENET\_CTR\_RMON\_T\_P256TO511, [298](#)
  - ENET\_CTR\_RMON\_T\_P512TO1023, [298](#)
  - ENET\_CTR\_RMON\_T\_P64, [298](#)
  - ENET\_CTR\_RMON\_T\_P65TO127, [298](#)
  - ENET\_CTR\_RMON\_T\_P\_GTE2048, [298](#)
  - ENET\_CTR\_RMON\_T\_PACKETS, [298](#)
  - ENET\_CTR\_RMON\_T\_UNDERSIZE, [298](#)
  - ENET\_DRV\_ConfigCounters, [301](#)
  - ENET\_DRV\_Deinit, [301](#)
  - ENET\_DRV\_EnableMDIO, [302](#)
  - ENET\_DRV\_GetCounter, [302](#)
  - ENET\_DRV\_GetDefaultConfig, [302](#)
  - ENET\_DRV\_GetMacAddr, [302](#)
  - ENET\_DRV\_GetTransmitStatus, [303](#)
  - ENET\_DRV\_Init, [303](#)
  - ENET\_DRV\_MDIORead, [303](#)
  - ENET\_DRV\_MDIOWrite, [303](#)
  - ENET\_DRV\_ProvideRxBuff, [304](#)
  - ENET\_DRV\_ReadFrame, [304](#)
  - ENET\_DRV\_SendFrame, [305](#)
  - ENET\_DRV\_SetMacAddr, [305](#)
  - ENET\_DRV\_SetMulticastForward, [305](#)
  - ENET\_DRV\_SetMulticastForwardAll, [305](#)
  - ENET\_DRV\_SetSleepMode, [306](#)
  - ENET\_DRV\_SetUnicastForward, [306](#)
  - ENET\_EBERR\_INTERRUPT, [300](#)
  - ENET\_ERR\_EVENT, [299](#)
  - ENET\_FRAME\_MAX\_FRAMELEN, [297](#)
  - ENET\_GRACE\_STOP\_INTERRUPT, [299](#)
  - ENET\_LATE\_COLLISION\_INTERRUPT, [300](#)
  - ENET\_MII\_FULL\_DUPLEX, [300](#)
  - ENET\_MII\_HALF\_DUPLEX, [300](#)
  - ENET\_MII\_INTERRUPT, [299](#)
  - ENET\_MII\_MODE, [300](#)
  - ENET\_MII\_SPEED\_100M, [300](#)
  - ENET\_MII\_SPEED\_10M, [300](#)
  - ENET\_MIN\_BUFFERSIZE, [297](#)
  - ENET\_PAYLOAD\_RX\_INTERRUPT, [300](#)
  - ENET\_RETRY\_LIMIT\_INTERRUPT, [300](#)
  - ENET\_RMII\_MODE, [300](#)
  - ENET\_RX\_ACCEL\_ENABLE\_IP\_CHECK, [300](#)
  - ENET\_RX\_ACCEL\_ENABLE\_MAC\_CHECK, [300](#)
  - ENET\_RX\_ACCEL\_ENABLE\_PROTO\_CHECK, [300](#)
  - ENET\_RX\_ACCEL\_ENABLE\_SHIFT16, [300](#)

- ENET\_RX\_ACCEL\_REMOVE\_PAD, [300](#)
- ENET\_RX\_BUFFER\_INTERRUPT, [299](#)
- ENET\_RX\_CONFIG\_ENABLE\_FLOW\_CONTR←  
OL, [301](#)
- ENET\_RX\_CONFIG\_ENABLE\_MII\_LOOPBACK,  
[301](#)
- ENET\_RX\_CONFIG\_ENABLE\_PAYLOAD\_LEN←  
\_CHECK, [301](#)
- ENET\_RX\_CONFIG\_ENABLE\_PROMISCUOU←  
S\_MODE, [301](#)
- ENET\_RX\_CONFIG\_FORWARD\_PAUSE\_FRA←  
MES, [301](#)
- ENET\_RX\_CONFIG\_REJECT\_BROADCAST\_F←  
RAMES, [301](#)
- ENET\_RX\_CONFIG\_REMOVE\_PADDING, [301](#)
- ENET\_RX\_CONFIG\_STRIP\_CRC\_FIELD, [301](#)
- ENET\_RX\_EVENT, [299](#)
- ENET\_RX\_FRAME\_INTERRUPT, [299](#)
- ENET\_TS\_AVAIL\_INTERRUPT, [300](#)
- ENET\_TS\_TIMER\_INTERRUPT, [300](#)
- ENET\_TX\_ACCEL\_ENABLE\_SHIFT16, [301](#)
- ENET\_TX\_ACCEL\_INSERT\_IP\_CHECKSUM,  
[301](#)
- ENET\_TX\_ACCEL\_INSERT\_PROTO\_CHECKS←  
UM, [301](#)
- ENET\_TX\_BUFFER\_INTERRUPT, [299](#)
- ENET\_TX\_CONFIG\_DISABLE\_CRC\_APPEND,  
[301](#)
- ENET\_TX\_CONFIG\_ENABLE\_MAC\_ADDR\_IN←  
SERTION, [301](#)
- ENET\_TX\_EVENT, [299](#)
- ENET\_TX\_FRAME\_INTERRUPT, [299](#)
- ENET\_UNDERRUN\_INTERRUPT, [300](#)
- ENET\_WAKE\_UP\_EVENT, [299](#)
- ENET\_WAKEUP\_INTERRUPT, [300](#)
- enet\_callback\_t, [297](#)
- enet\_counter\_t, [298](#)
- enet\_event\_t, [299](#)
- enet\_interrupt\_enable\_t, [299](#)
- enet\_mii\_duplex\_t, [300](#)
- enet\_mii\_mode\_t, [300](#)
- enet\_mii\_speed\_t, [300](#)
- enet\_rx\_accelerator\_t, [300](#)
- enet\_rx\_special\_config\_t, [300](#)
- enet\_tx\_accelerator\_t, [301](#)
- enet\_tx\_special\_config\_t, [301](#)
- ENET\_BABR\_INTERRUPT  
ENET Driver, [299](#)
- ENET\_BABT\_INTERRUPT  
ENET Driver, [299](#)
- ENET\_BUFF\_ALIGN  
ENET Driver, [297](#)
- ENET\_BUFF\_IS\_ALIGNED  
ENET Driver, [297](#)
- ENET\_BUFFDESCR\_ALIGN  
ENET Driver, [297](#)
- ENET\_BUFFDESCR\_IS\_ALIGNED  
ENET Driver, [297](#)
- ENET\_CTR\_IEEE\_R\_ALIGN  
ENET Driver, [299](#)
- ENET\_CTR\_IEEE\_R\_CRC  
ENET Driver, [299](#)
- ENET\_CTR\_IEEE\_R\_DROP  
ENET Driver, [299](#)
- ENET\_CTR\_IEEE\_R\_FDXFC  
ENET Driver, [299](#)
- ENET\_CTR\_IEEE\_R\_FRAME\_OK  
ENET Driver, [299](#)
- ENET\_CTR\_IEEE\_R\_MACERR  
ENET Driver, [299](#)
- ENET\_CTR\_IEEE\_R\_OCTETS\_OK  
ENET Driver, [299](#)
- ENET\_CTR\_IEEE\_T\_1COL  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_CSERR  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_DEF  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_DROP  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_EXCOL  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_FDXFC  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_FRAME\_OK  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_LCOL  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_MACERR  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_MCOL  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_OCTETS\_OK  
ENET Driver, [298](#)
- ENET\_CTR\_IEEE\_T\_SQE  
ENET Driver, [298](#)
- ENET\_CTR\_RMON\_R\_BC\_PKT  
ENET Driver, [298](#)
- ENET\_CTR\_RMON\_R\_CRC\_ALIGN  
ENET Driver, [298](#)
- ENET\_CTR\_RMON\_R\_FRAG  
ENET Driver, [299](#)
- ENET\_CTR\_RMON\_R\_JAB  
ENET Driver, [299](#)
- ENET\_CTR\_RMON\_R\_MC\_PKT  
ENET Driver, [298](#)
- ENET\_CTR\_RMON\_R\_OCTETS  
ENET Driver, [299](#)
- ENET\_CTR\_RMON\_R\_OVERSIZE  
ENET Driver, [299](#)
- ENET\_CTR\_RMON\_R\_P1024TO2047  
ENET Driver, [299](#)
- ENET\_CTR\_RMON\_R\_P128TO255  
ENET Driver, [299](#)
- ENET\_CTR\_RMON\_R\_P256TO511  
ENET Driver, [299](#)

ENET\_CTR\_RMON\_R\_P512TO1023  
     ENET Driver, [299](#)  
 ENET\_CTR\_RMON\_R\_P64  
     ENET Driver, [299](#)  
 ENET\_CTR\_RMON\_R\_P65TO127  
     ENET Driver, [299](#)  
 ENET\_CTR\_RMON\_R\_P\_GTE2048  
     ENET Driver, [299](#)  
 ENET\_CTR\_RMON\_R\_PACKETS  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_R\_RESVD\_0  
     ENET Driver, [299](#)  
 ENET\_CTR\_RMON\_R\_UNDERSIZE  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_BC\_PKT  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_COL  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_CRC\_ALIGN  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_DROP  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_FRAG  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_JAB  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_MC\_PKT  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_OCTETS  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_OVERSIZE  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_P1024TO2047  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_P128TO255  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_P256TO511  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_P512TO1023  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_P64  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_P65TO127  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_P\_GTE2048  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_PACKETS  
     ENET Driver, [298](#)  
 ENET\_CTR\_RMON\_T\_UNDERSIZE  
     ENET Driver, [298](#)  
 ENET\_DRV\_ConfigCounters  
     ENET Driver, [301](#)  
 ENET\_DRV\_Deinit  
     ENET Driver, [301](#)  
 ENET\_DRV\_EnableMDIO  
     ENET Driver, [302](#)  
 ENET\_DRV\_GetCounter  
     ENET Driver, [302](#)  
 ENET\_DRV\_GetDefaultConfig  
     ENET Driver, [302](#)  
 ENET\_DRV\_GetMacAddr  
     ENET Driver, [302](#)  
 ENET\_DRV\_GetTransmitStatus  
     ENET Driver, [303](#)  
 ENET\_DRV\_Init  
     ENET Driver, [303](#)  
 ENET\_DRV\_MDIORead  
     ENET Driver, [303](#)  
 ENET\_DRV\_MDIOWrite  
     ENET Driver, [303](#)  
 ENET\_DRV\_ProvideRxBuff  
     ENET Driver, [304](#)  
 ENET\_DRV\_ReadFrame  
     ENET Driver, [304](#)  
 ENET\_DRV\_SendFrame  
     ENET Driver, [305](#)  
 ENET\_DRV\_SetMacAddr  
     ENET Driver, [305](#)  
 ENET\_DRV\_SetMulticastForward  
     ENET Driver, [305](#)  
 ENET\_DRV\_SetMulticastForwardAll  
     ENET Driver, [305](#)  
 ENET\_DRV\_SetSleepMode  
     ENET Driver, [306](#)  
 ENET\_DRV\_SetUnicastForward  
     ENET Driver, [306](#)  
 ENET\_EBERR\_INTERRUPT  
     ENET Driver, [300](#)  
 ENET\_ERR\_EVENT  
     ENET Driver, [299](#)  
 ENET\_FRAME\_MAX\_FRAMELEN  
     ENET Driver, [297](#)  
 ENET\_GRACE\_STOP\_INTERRUPT  
     ENET Driver, [299](#)  
 ENET\_LATE\_COLLISION\_INTERRUPT  
     ENET Driver, [300](#)  
 ENET\_MII\_FULL\_DUPLEX  
     ENET Driver, [300](#)  
 ENET\_MII\_HALF\_DUPLEX  
     ENET Driver, [300](#)  
 ENET\_MII\_INTERRUPT  
     ENET Driver, [299](#)  
 ENET\_MII\_MODE  
     ENET Driver, [300](#)  
 ENET\_MII\_SPEED\_100M  
     ENET Driver, [300](#)  
 ENET\_MII\_SPEED\_10M  
     ENET Driver, [300](#)  
 ENET\_MIN\_BUFFERSIZE  
     ENET Driver, [297](#)  
 ENET\_PAYLOAD\_RX\_INTERRUPT  
     ENET Driver, [300](#)  
 ENET\_RETRY\_LIMIT\_INTERRUPT  
     ENET Driver, [300](#)  
 ENET\_RMII\_MODE  
     ENET Driver, [300](#)

- ENET\_RX\_ACCEL\_ENABLE\_IP\_CHECK
  - ENET Driver, [300](#)
- ENET\_RX\_ACCEL\_ENABLE\_MAC\_CHECK
  - ENET Driver, [300](#)
- ENET\_RX\_ACCEL\_ENABLE\_PROTO\_CHECK
  - ENET Driver, [300](#)
- ENET\_RX\_ACCEL\_ENABLE\_SHIFT16
  - ENET Driver, [300](#)
- ENET\_RX\_ACCEL\_REMOVE\_PAD
  - ENET Driver, [300](#)
- ENET\_RX\_BUFFER\_INTERRUPT
  - ENET Driver, [299](#)
- ENET\_RX\_CONFIG\_ENABLE\_FLOW\_CONTROL
  - ENET Driver, [301](#)
- ENET\_RX\_CONFIG\_ENABLE\_MII\_LOOPBACK
  - ENET Driver, [301](#)
- ENET\_RX\_CONFIG\_ENABLE\_PAYLOAD\_LEN\_CHECK
  - ENET Driver, [301](#)
- ENET\_RX\_CONFIG\_ENABLE\_PROMISCUOUS\_MODE
  - ENET Driver, [301](#)
- ENET\_RX\_CONFIG\_FORWARD\_PAUSE\_FRAMES
  - ENET Driver, [301](#)
- ENET\_RX\_CONFIG\_REJECT\_BROADCAST\_FRAMES
  - ENET Driver, [301](#)
- ENET\_RX\_CONFIG\_REMOVE\_PADDING
  - ENET Driver, [301](#)
- ENET\_RX\_CONFIG\_STRIP\_CRC\_FIELD
  - ENET Driver, [301](#)
- ENET\_RX\_EVENT
  - ENET Driver, [299](#)
- ENET\_RX\_FRAME\_INTERRUPT
  - ENET Driver, [299](#)
- ENET\_TS\_AVAIL\_INTERRUPT
  - ENET Driver, [300](#)
- ENET\_TS\_TIMER\_INTERRUPT
  - ENET Driver, [300](#)
- ENET\_TX\_ACCEL\_ENABLE\_SHIFT16
  - ENET Driver, [301](#)
- ENET\_TX\_ACCEL\_INSERT\_IP\_CHECKSUM
  - ENET Driver, [301](#)
- ENET\_TX\_ACCEL\_INSERT\_PROTO\_CHECKSUM
  - ENET Driver, [301](#)
- ENET\_TX\_BUFFER\_INTERRUPT
  - ENET Driver, [299](#)
- ENET\_TX\_CONFIG\_DISABLE\_CRC\_APPEND
  - ENET Driver, [301](#)
- ENET\_TX\_CONFIG\_ENABLE\_MAC\_ADDR\_INSERTION
  - ENET Driver, [301](#)
- ENET\_TX\_EVENT
  - ENET Driver, [299](#)
- ENET\_TX\_FRAME\_INTERRUPT
  - ENET Driver, [299](#)
- ENET\_UNDERRUN\_INTERRUPT
  - ENET Driver, [300](#)
- ENET\_WAKE\_UP\_EVENT
  - ENET Driver, [299](#)
- ENET\_WAKEUP\_INTERRUPT
  - ENET Driver, [300](#)
- ERM Driver, [307](#)
  - ERM\_DRV\_ClearEvent, [308](#)
  - ERM\_DRV\_Deinit, [309](#)
  - ERM\_DRV\_GetErrorDetail, [309](#)
  - ERM\_DRV\_GetInterruptConfig, [309](#)
  - ERM\_DRV\_Init, [309](#)
  - ERM\_DRV\_SetInterruptConfig, [310](#)
  - ERM\_EVENT\_NON\_CORRECTABLE, [308](#)
  - ERM\_EVENT\_NONE, [308](#)
  - ERM\_EVENT\_SINGLE\_BIT, [308](#)
  - erm\_ecc\_event\_t, [308](#)
- ERM\_DRV\_ClearEvent
  - ERM Driver, [308](#)
- ERM\_DRV\_Deinit
  - ERM Driver, [309](#)
- ERM\_DRV\_GetErrorDetail
  - ERM Driver, [309](#)
- ERM\_DRV\_GetInterruptConfig
  - ERM Driver, [309](#)
- ERM\_DRV\_Init
  - ERM Driver, [309](#)
- ERM\_DRV\_SetInterruptConfig
  - ERM Driver, [310](#)
- ERM\_EVENT\_NON\_CORRECTABLE
  - ERM Driver, [308](#)
- ERM\_EVENT\_NONE
  - ERM Driver, [308](#)
- ERM\_EVENT\_SINGLE\_BIT
  - ERM Driver, [308](#)
- ERROR\_IN\_RESPONSE
  - Common Core API., [226](#)
- EVENT\_TRIGGER\_COLLISION\_SET
  - Common Core API., [226](#)
- EWM Driver, [311](#)
  - EWM\_DRV\_GetDefaultConfig, [313](#)
  - EWM\_DRV\_GetInputPinAssertLogic, [313](#)
  - EWM\_DRV\_Init, [314](#)
  - EWM\_DRV\_Refresh, [314](#)
  - EWM\_IN\_ASSERT\_DISABLED, [313](#)
  - EWM\_IN\_ASSERT\_ON\_LOGIC\_ONE, [313](#)
  - EWM\_IN\_ASSERT\_ON\_LOGIC\_ZERO, [313](#)
  - ewm\_in\_assert\_logic\_t, [313](#)
- EWM\_DRV\_GetDefaultConfig
  - EWM Driver, [313](#)
- EWM\_DRV\_GetInputPinAssertLogic
  - EWM Driver, [313](#)
- EWM\_DRV\_Init
  - EWM Driver, [314](#)
- EWM\_DRV\_Refresh
  - EWM Driver, [314](#)
- EWM\_IN\_ASSERT\_DISABLED
  - EWM Driver, [313](#)
- EWM\_IN\_ASSERT\_ON\_LOGIC\_ONE
  - EWM Driver, [313](#)

EWM\_IN\_ASSERT\_ON\_LOGIC\_ZERO  
     EWM Driver, 313

eccs  
     sbc\_mtpnv\_stat\_t, 784

edgeAlignement  
     ftm\_input\_ch\_param\_t, 360

edma\_arbitration\_algorithm\_t  
     EDMA Driver, 273

edma\_callback\_t  
     EDMA Driver, 273

edma\_channel\_config\_t, 268  
     callback, 268  
     callbackParam, 268  
     channel, 268  
     priority, 268  
     source, 269

edma\_channel\_interrupt\_t  
     EDMA Driver, 273

edma\_channel\_priority\_t  
     EDMA Driver, 273

edma\_chn\_state\_t, 267  
     callback, 268  
     channel, 268  
     parameter, 268  
     status, 268

edma\_chn\_status\_t  
     EDMA Driver, 274

edma\_loop\_transfer\_config\_t, 269  
     dstOffsetEnable, 270  
     majorLoopChnLinkEnable, 270  
     majorLoopChnLinkNumber, 270  
     majorLoopIterationCount, 270  
     minorLoopChnLinkEnable, 270  
     minorLoopChnLinkNumber, 270  
     minorLoopOffset, 270  
     srcOffsetEnable, 270

edma\_modulo\_t  
     EDMA Driver, 274

edma\_scatter\_gather\_list\_t, 269  
     address, 269  
     length, 269  
     type, 269

edma\_state\_t, 269  
     chn, 269

edma\_transfer\_config\_t, 271  
     destAddr, 271  
     destLastAddrAdjust, 271  
     destModulo, 271  
     destOffset, 271  
     destTransferSize, 271  
     interruptEnable, 271  
     loopTransferConfig, 272  
     minorByteTransferCount, 272  
     scatterGatherEnable, 272  
     scatterGatherNextDescAddr, 272  
     srcAddr, 272  
     srcLastAddrAdjust, 272  
     srcModulo, 272  
     srcOffset, 272  
     srcTransferSize, 272

edma\_transfer\_size\_t  
     EDMA Driver, 275

edma\_transfer\_type\_t  
     EDMA Driver, 275

edma\_user\_config\_t, 267  
     chnArbitration, 267  
     notHaltOnError, 267

eim\_user\_channel\_config\_t, 286  
     channel, 286  
     checkBitMask, 286  
     dataMask, 286  
     enable, 286

ElementSize  
     sai\_user\_config\_t, 732

enable  
     eim\_user\_channel\_config\_t, 286  
     pmc\_lpo\_clock\_config\_t, 818  
     sim\_clock\_out\_config\_t, 218

enable\_brs  
     flexcan\_data\_info\_t, 420

enableDma  
     sim\_plat\_gate\_config\_t, 220

enableEim  
     sim\_plat\_gate\_config\_t, 220

enableErm  
     sim\_plat\_gate\_config\_t, 220

enableExternalTrigger  
     ftm\_combined\_ch\_param\_t, 374  
     ftm\_independent\_ch\_param\_t, 373  
     ftm\_output\_cmp\_ch\_param\_t, 368

enableExternalTriggerOnNextChn  
     ftm\_combined\_ch\_param\_t, 374

enableInLowPower  
     scg\_firc\_config\_t, 821  
     scg\_sirc\_config\_t, 823  
     scg\_sosc\_config\_t, 824

enableInStop  
     scg\_firc\_config\_t, 821  
     scg\_sirc\_config\_t, 823  
     scg\_sosc\_config\_t, 824  
     scg\_spill\_config\_t, 826

enableInitializationTrigger  
     ftm\_user\_config\_t, 329

enableLpo1k  
     sim\_lpo\_clock\_config\_t, 219

enableLpo32k  
     sim\_lpo\_clock\_config\_t, 219

enableModifiedCombine  
     ftm\_combined\_ch\_param\_t, 374

enableMpu  
     sim\_plat\_gate\_config\_t, 220

enableMscm  
     sim\_plat\_gate\_config\_t, 220

enableNonCorrectable  
     erm\_interrupt\_config\_t, 307

enableQspiRefClk

- sim\_qspi\_ref\_clk\_gating\_t, 221
- enableReloadOnTrigger
  - lpit\_user\_channel\_config\_t, 542
- enableRunInDebug
  - lpit\_user\_config\_t, 541
- enableRunInDoze
  - lpit\_user\_config\_t, 541
- enableSecondChannelOutput
  - ftm\_combined\_ch\_param\_t, 374
- enableSingleCorrection
  - erm\_interrupt\_config\_t, 307
- enableStartOnTrigger
  - lpit\_user\_channel\_config\_t, 542
- enableStopOnInterrupt
  - lpit\_user\_channel\_config\_t, 542
- endAddr
  - mpu\_user\_config\_t, 637
- endianess
  - qspi\_user\_config\_t, 697
- enet\_buffer\_config\_t, 294
  - rxBufferAligned, 294
  - rxRingAligned, 294
  - rxRingSize, 295
  - txRingAligned, 295
  - txRingSize, 295
- enet\_buffer\_t, 294
  - data, 294
  - length, 294
- enet\_callback\_t
  - ENET Driver, 297
- enet\_config\_t, 295
  - callback, 295
  - interrupt, 295
  - maxFrameLen, 295
  - miiDuplex, 295
  - miiMode, 296
  - miiSpeed, 296
  - rxAccelerConfig, 296
  - rxConfig, 296
  - txAccelerConfig, 296
  - txConfig, 296
- enet\_counter\_t
  - ENET Driver, 298
- enet\_event\_t
  - ENET Driver, 299
- enet\_interrupt\_enable\_t
  - ENET Driver, 299
- enet\_mii\_duplex\_t
  - ENET Driver, 300
- enet\_mii\_mode\_t
  - ENET Driver, 300
- enet\_mii\_speed\_t
  - ENET Driver, 300
- enet\_rx\_accelerator\_t
  - ENET Driver, 300
- enet\_rx\_special\_config\_t
  - ENET Driver, 300
- enet\_state\_t, 296
  - callback, 296
  - rxBdAlloc, 296
  - rxBdBase, 296
  - rxBdCurrent, 297
  - txBdBase, 297
  - txBdCurrent, 297
- enet\_tx\_accelerator\_t
  - ENET Driver, 301
- enet\_tx\_special\_config\_t
  - ENET Driver, 301
- erm\_ecc\_event\_t
  - ERM Driver, 308
- erm\_interrupt\_config\_t, 307
  - enableNonCorrectable, 307
  - enableSingleCorrection, 307
- erm\_user\_config\_t, 308
  - channel, 308
  - interruptCfg, 308
- errCode
  - csec\_state\_t, 193
- Error Injection Module (EIM), 315
- Error Reporting Module (ERM), 316
- error\_in\_res
  - lin\_word\_status\_str\_t, 603
- error\_in\_response
  - lin\_protocol\_state\_t, 616
- errorCallbackIndex
  - clock\_manager\_state\_t, 212
  - power\_manager\_state\_t, 680
- Ethernet MAC (ENET), 318
- event\_trigger\_collision\_flg
  - lin\_master\_data\_t, 615
  - lin\_word\_status\_str\_t, 603
- events
  - sbc\_status\_group\_t, 784
- ewm\_in\_assert\_logic\_t
  - EWM Driver, 313
- ewm\_init\_config\_t, 312
  - assertLogic, 313
  - compareHigh, 313
  - compareLow, 313
  - interruptEnable, 313
  - prescaler, 313
- extRef
  - scg\_sosc\_config\_t, 824
- External Watchdog Monitor (EWM), 321
- FF\_pdu\_received
  - lin\_tl\_descriptor\_t, 610
- FLASH\_CALLBACK\_CS
  - Flash Memory (Flash), 390
- FLASH\_DRV\_CheckSum
  - Flash Memory (Flash), 394
- FLASH\_DRV\_EraseAllBlock
  - Flash Memory (Flash), 394
- FLASH\_DRV\_EraseResume
  - Flash Memory (Flash), 394
- FLASH\_DRV\_EraseSector
  - Flash Memory (Flash), 395

- FLASH\_DRV\_EraseSuspend
  - Flash Memory (Flash), [395](#)
- FLASH\_DRV\_GetPFlashProtection
  - Flash Memory (Flash), [395](#)
- FLASH\_DRV\_GetSecurityState
  - Flash Memory (Flash), [395](#)
- FLASH\_DRV\_Init
  - Flash Memory (Flash), [396](#)
- FLASH\_DRV\_Program
  - Flash Memory (Flash), [396](#)
- FLASH\_DRV\_ProgramCheck
  - Flash Memory (Flash), [396](#)
- FLASH\_DRV\_ProgramOnce
  - Flash Memory (Flash), [398](#)
- FLASH\_DRV\_ReadOnce
  - Flash Memory (Flash), [398](#)
- FLASH\_DRV\_SecurityBypass
  - Flash Memory (Flash), [399](#)
- FLASH\_DRV\_SetPFlashProtection
  - Flash Memory (Flash), [399](#)
- FLASH\_DRV\_VerifyAllBlock
  - Flash Memory (Flash), [399](#)
- FLASH\_DRV\_VerifySection
  - Flash Memory (Flash), [400](#)
- FLASH\_MX25L6433F\_DRV\_Deinit
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_DRV\_EnterDPD
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_DRV\_EnterOTP
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_DRV\_Erase32K
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_DRV\_Erase4K
  - Flash\_mx25l6433f\_drv, [408](#)
- FLASH\_MX25L6433F\_DRV\_Erase64K
  - Flash\_mx25l6433f\_drv, [408](#)
- FLASH\_MX25L6433F\_DRV\_EraseAll
  - Flash\_mx25l6433f\_drv, [408](#)
- FLASH\_MX25L6433F\_DRV\_EraseVerify
  - Flash\_mx25l6433f\_drv, [408](#)
- FLASH\_MX25L6433F\_DRV\_ExitDPD
  - Flash\_mx25l6433f\_drv, [409](#)
- FLASH\_MX25L6433F\_DRV\_ExitOTP
  - Flash\_mx25l6433f\_drv, [409](#)
- FLASH\_MX25L6433F\_DRV\_GetProtection
  - Flash\_mx25l6433f\_drv, [409](#)
- FLASH\_MX25L6433F\_DRV\_GetSecureLock
  - Flash\_mx25l6433f\_drv, [409](#)
- FLASH\_MX25L6433F\_DRV\_GetStatus
  - Flash\_mx25l6433f\_drv, [410](#)
- FLASH\_MX25L6433F\_DRV\_Init
  - Flash\_mx25l6433f\_drv, [410](#)
- FLASH\_MX25L6433F\_DRV\_Program
  - Flash\_mx25l6433f\_drv, [410](#)
- FLASH\_MX25L6433F\_DRV\_ProgramVerify
  - Flash\_mx25l6433f\_drv, [410](#)
- FLASH\_MX25L6433F\_DRV\_Read
  - Flash\_mx25l6433f\_drv, [411](#)
- FLASH\_MX25L6433F\_DRV\_Reset
  - Flash\_mx25l6433f\_drv, [411](#)
- FLASH\_MX25L6433F\_DRV\_STRENGTH\_HIGH
  - Flash\_mx25l6433f\_drv, [405](#)
- FLASH\_MX25L6433F\_DRV\_STRENGTH\_LOW
  - Flash\_mx25l6433f\_drv, [405](#)
- FLASH\_MX25L6433F\_DRV\_SetProtection
  - Flash\_mx25l6433f\_drv, [411](#)
- FLASH\_MX25L6433F\_DRV\_SetSecureLock
  - Flash\_mx25l6433f\_drv, [412](#)
- FLASH\_MX25L6433F\_PROT\_DIR\_BOTTOM
  - Flash\_mx25l6433f\_drv, [405](#)
- FLASH\_MX25L6433F\_PROT\_DIR\_TOP
  - Flash\_mx25l6433f\_drv, [405](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_0
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_128K
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_1M
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_256K
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_2M
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_4M
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_512K
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_64K
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_MX25L6433F\_PROT\_SIZE\_8M
  - Flash\_mx25l6433f\_drv, [406](#)
- FLASH\_NOT\_SECURE
  - Flash Memory (Flash), [390](#)
- FLASH\_SECURE\_BACKDOOR\_DISABLED
  - Flash Memory (Flash), [390](#)
- FLASH\_SECURE\_BACKDOOR\_ENABLED
  - Flash Memory (Flash), [390](#)
- FLASH\_SECURITY\_STATE\_KEYEN
  - Flash Memory (Flash), [390](#)
- FLASH\_SECURITY\_STATE\_UNSECURED
  - Flash Memory (Flash), [390](#)
- FLEXCAN\_DISABLE\_MODE
  - FlexCAN Driver, [425](#)
- FLEXCAN\_DRV\_AbortTransfer
  - FlexCAN Driver, [426](#)
- FLEXCAN\_DRV\_ClearTDCFail
  - FlexCAN Driver, [426](#)
- FLEXCAN\_DRV\_ConfigRxFifo
  - FlexCAN Driver, [426](#)
- FLEXCAN\_DRV\_ConfigRxMb
  - FlexCAN Driver, [426](#)
- FLEXCAN\_DRV\_ConfigTxMb
  - FlexCAN Driver, [427](#)
- FLEXCAN\_DRV\_Deinit
  - FlexCAN Driver, [427](#)
- FLEXCAN\_DRV\_GetBitrate
  - FlexCAN Driver, [427](#)

- FLEXCAN\_DRV\_GetBitrateFD  
FlexCAN Driver, [427](#)
- FLEXCAN\_DRV\_GetDefaultConfig  
FlexCAN Driver, [428](#)
- FLEXCAN\_DRV\_GetTDCFail  
FlexCAN Driver, [428](#)
- FLEXCAN\_DRV\_GetTDCValue  
FlexCAN Driver, [428](#)
- FLEXCAN\_DRV\_GetTransferStatus  
FlexCAN Driver, [428](#)
- FLEXCAN\_DRV\_Init  
FlexCAN Driver, [430](#)
- FLEXCAN\_DRV\_InstallEventCallback  
FlexCAN Driver, [430](#)
- FLEXCAN\_DRV\_Receive  
FlexCAN Driver, [430](#)
- FLEXCAN\_DRV\_ReceiveBlocking  
FlexCAN Driver, [430](#)
- FLEXCAN\_DRV\_RxFifo  
FlexCAN Driver, [431](#)
- FLEXCAN\_DRV\_RxFifoBlocking  
FlexCAN Driver, [431](#)
- FLEXCAN\_DRV\_Send  
FlexCAN Driver, [431](#)
- FLEXCAN\_DRV\_SendBlocking  
FlexCAN Driver, [432](#)
- FLEXCAN\_DRV\_SetBitrate  
FlexCAN Driver, [432](#)
- FLEXCAN\_DRV\_SetBitrateCbt  
FlexCAN Driver, [432](#)
- FLEXCAN\_DRV\_SetRxFifoGlobalMask  
FlexCAN Driver, [433](#)
- FLEXCAN\_DRV\_SetRxFifoIndividualMask  
FlexCAN Driver, [433](#)
- FLEXCAN\_DRV\_SetRxFifoMaskType  
FlexCAN Driver, [433](#)
- FLEXCAN\_DRV\_SetRxFifoMb14Mask  
FlexCAN Driver, [433](#)
- FLEXCAN\_DRV\_SetRxFifoMb15Mask  
FlexCAN Driver, [433](#)
- FLEXCAN\_DRV\_SetRxFifoGlobalMask  
FlexCAN Driver, [434](#)
- FLEXCAN\_DRV\_SetTDCOffset  
FlexCAN Driver, [434](#)
- FLEXCAN\_EVENT\_RX\_COMPLETE  
FlexCAN Driver, [424](#)
- FLEXCAN\_EVENT\_RXFIFO\_COMPLETE  
FlexCAN Driver, [424](#)
- FLEXCAN\_EVENT\_TX\_COMPLETE  
FlexCAN Driver, [424](#)
- FLEXCAN\_FREEZE\_MODE  
FlexCAN Driver, [425](#)
- FLEXCAN\_LISTEN\_ONLY\_MODE  
FlexCAN Driver, [424](#)
- FLEXCAN\_LOOPBACK\_MODE  
FlexCAN Driver, [424](#)
- FLEXCAN\_MB\_IDLE  
FlexCAN Driver, [424](#)
- FLEXCAN\_MB\_RX\_BUSY  
FlexCAN Driver, [424](#)
- FLEXCAN\_MB\_TX\_BUSY  
FlexCAN Driver, [424](#)
- FLEXCAN\_MSG\_ID\_EXT  
FlexCAN Driver, [424](#)
- FLEXCAN\_MSG\_ID\_STD  
FlexCAN Driver, [424](#)
- FLEXCAN\_NORMAL\_MODE  
FlexCAN Driver, [424](#)
- FLEXCAN\_PAYLOAD\_SIZE\_16  
FlexCAN Driver, [424](#)
- FLEXCAN\_PAYLOAD\_SIZE\_32  
FlexCAN Driver, [424](#)
- FLEXCAN\_PAYLOAD\_SIZE\_64  
FlexCAN Driver, [424](#)
- FLEXCAN\_PAYLOAD\_SIZE\_8  
FlexCAN Driver, [424](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_104  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_112  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_120  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_128  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_16  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_24  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_32  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_40  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_48  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_56  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_64  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_72  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_8  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_80  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_88  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_96  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_A  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_B  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_C  
FlexCAN Driver, [425](#)
- FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_D  
FlexCAN Driver, [425](#)

FLEXCAN\_RX\_MASK\_GLOBAL  
FlexCAN Driver, [425](#)

FLEXCAN\_RX\_MASK\_INDIVIDUAL  
FlexCAN Driver, [425](#)

FLEXCAN\_RXFIFO\_USING\_DMA  
FlexCAN Driver, [426](#)

FLEXCAN\_RXFIFO\_USING\_INTERRUPTS  
FlexCAN Driver, [426](#)

FLEXIO\_DRIVER\_TYPE\_DMA  
FlexIO Common Driver, [436](#)

FLEXIO\_DRIVER\_TYPE\_INTERRUPTS  
FlexIO Common Driver, [436](#)

FLEXIO\_DRIVER\_TYPE\_POLLING  
FlexIO Common Driver, [436](#)

FLEXIO\_DRV\_DeinitDevice  
FlexIO Common Driver, [436](#)

FLEXIO\_DRV\_InitDevice  
FlexIO Common Driver, [436](#)

FLEXIO\_DRV\_Reset  
FlexIO Common Driver, [436](#)

FLEXIO\_EVENT\_END\_TRANSFER  
FlexIO Common Driver, [436](#)

FLEXIO\_EVENT\_RX\_FULL  
FlexIO Common Driver, [436](#)

FLEXIO\_EVENT\_TX\_EMPTY  
FlexIO Common Driver, [436](#)

FLEXIO\_I2C\_DRV\_MasterDeinit  
FlexIO I2C Driver, [442](#)

FLEXIO\_I2C\_DRV\_MasterGetBaudRate  
FlexIO I2C Driver, [442](#)

FLEXIO\_I2C\_DRV\_MasterGetStatus  
FlexIO I2C Driver, [442](#)

FLEXIO\_I2C\_DRV\_MasterInit  
FlexIO I2C Driver, [443](#)

FLEXIO\_I2C\_DRV\_MasterReceiveData  
FlexIO I2C Driver, [443](#)

FLEXIO\_I2C\_DRV\_MasterReceiveDataBlocking  
FlexIO I2C Driver, [443](#)

FLEXIO\_I2C\_DRV\_MasterSendData  
FlexIO I2C Driver, [444](#)

FLEXIO\_I2C\_DRV\_MasterSendDataBlocking  
FlexIO I2C Driver, [444](#)

FLEXIO\_I2C\_DRV\_MasterSetBaudRate  
FlexIO I2C Driver, [444](#)

FLEXIO\_I2C\_DRV\_MasterSetSlaveAddr  
FlexIO I2C Driver, [445](#)

FLEXIO\_I2C\_DRV\_MasterTransferAbort  
FlexIO I2C Driver, [445](#)

FLEXIO\_I2C\_MAX\_SIZE  
FlexIO I2C Driver, [442](#)

FLEXIO\_I2S\_DRV\_MasterDeinit  
FlexIO I2S Driver, [452](#)

FLEXIO\_I2S\_DRV\_MasterGetBaudRate  
FlexIO I2S Driver, [452](#)

FLEXIO\_I2S\_DRV\_MasterGetStatus  
FlexIO I2S Driver, [452](#)

FLEXIO\_I2S\_DRV\_MasterInit  
FlexIO I2S Driver, [453](#)

FLEXIO\_I2S\_DRV\_MasterReceiveData  
FlexIO I2S Driver, [453](#)

FLEXIO\_I2S\_DRV\_MasterReceiveDataBlocking  
FlexIO I2S Driver, [453](#)

FLEXIO\_I2S\_DRV\_MasterSendData  
FlexIO I2S Driver, [454](#)

FLEXIO\_I2S\_DRV\_MasterSendDataBlocking  
FlexIO I2S Driver, [454](#)

FLEXIO\_I2S\_DRV\_MasterSetConfig  
FlexIO I2S Driver, [454](#)

FLEXIO\_I2S\_DRV\_MasterSetRxBuffer  
FlexIO I2S Driver, [456](#)

FLEXIO\_I2S\_DRV\_MasterSetTxBuffer  
FlexIO I2S Driver, [456](#)

FLEXIO\_I2S\_DRV\_MasterTransferAbort  
FlexIO I2S Driver, [456](#)

FLEXIO\_I2S\_DRV\_SlaveDeinit  
FlexIO I2S Driver, [457](#)

FLEXIO\_I2S\_DRV\_SlaveGetStatus  
FlexIO I2S Driver, [457](#)

FLEXIO\_I2S\_DRV\_SlaveInit  
FlexIO I2S Driver, [457](#)

FLEXIO\_I2S\_DRV\_SlaveReceiveData  
FlexIO I2S Driver, [458](#)

FLEXIO\_I2S\_DRV\_SlaveReceiveDataBlocking  
FlexIO I2S Driver, [458](#)

FLEXIO\_I2S\_DRV\_SlaveSendData  
FlexIO I2S Driver, [458](#)

FLEXIO\_I2S\_DRV\_SlaveSendDataBlocking  
FlexIO I2S Driver, [459](#)

FLEXIO\_I2S\_DRV\_SlaveSetConfig  
FlexIO I2S Driver, [459](#)

FLEXIO\_I2S\_DRV\_SlaveSetRxBuffer  
FlexIO I2S Driver, [459](#)

FLEXIO\_I2S\_DRV\_SlaveSetTxBuffer  
FlexIO I2S Driver, [460](#)

FLEXIO\_I2S\_DRV\_SlaveTransferAbort  
FlexIO I2S Driver, [460](#)

FLEXIO\_SPI\_DRV\_MasterDeinit  
FlexIO SPI Driver, [468](#)

FLEXIO\_SPI\_DRV\_MasterGetBaudRate  
FlexIO SPI Driver, [468](#)

FLEXIO\_SPI\_DRV\_MasterGetStatus  
FlexIO SPI Driver, [468](#)

FLEXIO\_SPI\_DRV\_MasterInit  
FlexIO SPI Driver, [469](#)

FLEXIO\_SPI\_DRV\_MasterSetBaudRate  
FlexIO SPI Driver, [469](#)

FLEXIO\_SPI\_DRV\_MasterTransfer  
FlexIO SPI Driver, [469](#)

FLEXIO\_SPI\_DRV\_MasterTransferAbort  
FlexIO SPI Driver, [471](#)

FLEXIO\_SPI\_DRV\_MasterTransferBlocking  
FlexIO SPI Driver, [471](#)

FLEXIO\_SPI\_DRV\_SlaveDeinit  
FlexIO SPI Driver, [471](#)

FLEXIO\_SPI\_DRV\_SlaveGetStatus  
FlexIO SPI Driver, [472](#)

- FLEXIO\_SPI\_DRV\_SlaveInit
  - FlexIO SPI Driver, [472](#)
- FLEXIO\_SPI\_DRV\_SlaveTransfer
  - FlexIO SPI Driver, [472](#)
- FLEXIO\_SPI\_DRV\_SlaveTransferAbort
  - FlexIO SPI Driver, [473](#)
- FLEXIO\_SPI\_DRV\_SlaveTransferBlocking
  - FlexIO SPI Driver, [473](#)
- FLEXIO\_SPI\_TRANSFER\_1BYTE
  - FlexIO SPI Driver, [468](#)
- FLEXIO\_SPI\_TRANSFER\_2BYTE
  - FlexIO SPI Driver, [468](#)
- FLEXIO\_SPI\_TRANSFER\_4BYTE
  - FlexIO SPI Driver, [468](#)
- FLEXIO\_SPI\_TRANSFER\_LSB\_FIRST
  - FlexIO SPI Driver, [467](#)
- FLEXIO\_SPI\_TRANSFER\_MSB\_FIRST
  - FlexIO SPI Driver, [467](#)
- FLEXIO\_UART\_DIRECTION\_RX
  - FlexIO UART Driver, [477](#)
- FLEXIO\_UART\_DIRECTION\_TX
  - FlexIO UART Driver, [477](#)
- FLEXIO\_UART\_DRV\_Deinit
  - FlexIO UART Driver, [477](#)
- FLEXIO\_UART\_DRV\_GetBaudRate
  - FlexIO UART Driver, [478](#)
- FLEXIO\_UART\_DRV\_GetStatus
  - FlexIO UART Driver, [478](#)
- FLEXIO\_UART\_DRV\_Init
  - FlexIO UART Driver, [478](#)
- FLEXIO\_UART\_DRV\_ReceiveData
  - FlexIO UART Driver, [479](#)
- FLEXIO\_UART\_DRV\_ReceiveDataBlocking
  - FlexIO UART Driver, [479](#)
- FLEXIO\_UART\_DRV\_SendData
  - FlexIO UART Driver, [479](#)
- FLEXIO\_UART\_DRV\_SendDataBlocking
  - FlexIO UART Driver, [480](#)
- FLEXIO\_UART\_DRV\_SetConfig
  - FlexIO UART Driver, [480](#)
- FLEXIO\_UART\_DRV\_SetRxBuffer
  - FlexIO UART Driver, [480](#)
- FLEXIO\_UART\_DRV\_SetTxBuffer
  - FlexIO UART Driver, [481](#)
- FLEXIO\_UART\_DRV\_TransferAbort
  - FlexIO UART Driver, [481](#)
- FTFx\_DPHRASE\_SIZE
  - Flash Memory (Flash), [390](#)
- FTFx\_ERASE\_ALL\_BLOCK
  - Flash Memory (Flash), [390](#)
- FTFx\_ERASE\_ALL\_BLOCK\_UNSECURE
  - Flash Memory (Flash), [390](#)
- FTFx\_ERASE\_BLOCK
  - Flash Memory (Flash), [390](#)
- FTFx\_ERASE\_SECTOR
  - Flash Memory (Flash), [391](#)
- FTFx\_LONGWORD\_SIZE
  - Flash Memory (Flash), [391](#)
- FTFx\_PFLASH\_SWAP
  - Flash Memory (Flash), [391](#)
- FTFx\_PHRASE\_SIZE
  - Flash Memory (Flash), [391](#)
- FTFx\_PROGRAM\_CHECK
  - Flash Memory (Flash), [391](#)
- FTFx\_PROGRAM\_LONGWORD
  - Flash Memory (Flash), [391](#)
- FTFx\_PROGRAM\_ONCE
  - Flash Memory (Flash), [391](#)
- FTFx\_PROGRAM\_PARTITION
  - Flash Memory (Flash), [391](#)
- FTFx\_PROGRAM\_PHRASE
  - Flash Memory (Flash), [391](#)
- FTFx\_PROGRAM\_SECTION
  - Flash Memory (Flash), [391](#)
- FTFx\_READ\_ONCE
  - Flash Memory (Flash), [391](#)
- FTFx\_READ\_RESOURCE
  - Flash Memory (Flash), [391](#)
- FTFx\_RSRC\_CODE\_REG
  - Flash Memory (Flash), [391](#)
- FTFx\_SECURITY\_BY\_PASS
  - Flash Memory (Flash), [391](#)
- FTFx\_SET\_EERAM
  - Flash Memory (Flash), [391](#)
- FTFx\_SWAP\_COMPLETE
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_READY
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_REPORT\_STATUS
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_SET\_IN\_COMPLETE
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_SET\_IN\_PREPARE
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_SET\_INDICATOR\_ADDR
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_UNINIT
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_UPDATE
  - Flash Memory (Flash), [392](#)
- FTFx\_SWAP\_UPDATE\_ERASED
  - Flash Memory (Flash), [392](#)
- FTFx\_VERIFY\_ALL\_BLOCK
  - Flash Memory (Flash), [392](#)
- FTFx\_VERIFY\_BLOCK
  - Flash Memory (Flash), [392](#)
- FTFx\_VERIFY\_SECTION
  - Flash Memory (Flash), [392](#)
- FTFx\_WORD\_SIZE
  - Flash Memory (Flash), [393](#)
- FTM Common Driver, [322](#)
  - FTM\_DRV\_ClearChSC, [330](#)
  - FTM\_DRV\_ClearChnEventStatus, [330](#)
  - FTM\_DRV\_ClearChnTriggerFlag, [330](#)
  - FTM\_DRV\_ClearFaultFlagDetected, [331](#)
  - FTM\_DRV\_ClearFaultsIsr, [331](#)

- FTM\_DRV\_ClearReloadFlag, 331
- FTM\_DRV\_ConvertFreqToPeriodTicks, 331
- FTM\_DRV\_Deinit, 331
- FTM\_DRV\_DisableFaultInt, 332
- FTM\_DRV\_GetChInputState, 332
- FTM\_DRV\_GetChOutputValue, 334
- FTM\_DRV\_GetChnCountVal, 332
- FTM\_DRV\_GetChnEdgeLevel, 332
- FTM\_DRV\_GetChnEventStatus, 334
- FTM\_DRV\_GetChnMode, 334
- FTM\_DRV\_GetClockFilterPs, 335
- FTM\_DRV\_GetClockPs, 335
- FTM\_DRV\_GetClockSource, 335
- FTM\_DRV\_GetCounter, 335
- FTM\_DRV\_GetCounterInitVal, 337
- FTM\_DRV\_GetCpwms, 337
- FTM\_DRV\_GetDetectedFaultInput, 337
- FTM\_DRV\_GetDualChnCombineCmd, 337
- FTM\_DRV\_GetDualEdgeCaptureBit, 339
- FTM\_DRV\_GetEventStatus, 339
- FTM\_DRV\_GetFrequency, 339
- FTM\_DRV\_GetMod, 340
- FTM\_DRV\_GetQuadDir, 340
- FTM\_DRV\_GetQuadTimerOverflowDir, 340
- FTM\_DRV\_GetReloadFlag, 340
- FTM\_DRV\_GetTriggerControlled, 341
- FTM\_DRV\_HasChnEventOccurred, 341
- FTM\_DRV\_HasTimerOverflowed, 341
- FTM\_DRV\_Init, 342
- FTM\_DRV\_IsChnDma, 342
- FTM\_DRV\_IsChnIcrst, 342
- FTM\_DRV\_IsChnIntEnabled, 343
- FTM\_DRV\_IsChnTriggerGenerated, 343
- FTM\_DRV\_IsFaultFlagDetected, 343
- FTM\_DRV\_IsFaultInputEnabled, 343
- FTM\_DRV\_IsFaultIntEnabled, 345
- FTM\_DRV\_IsFtmEnable, 345
- FTM\_DRV\_IsOverflowIntEnabled, 345
- FTM\_DRV\_IsWriteProtectionEnabled, 345
- FTM\_DRV\_MaskOutputChannels, 346
- FTM\_DRV\_SetCaptureTestCmd, 346
- FTM\_DRV\_SetChnDmaCmd, 346
- FTM\_DRV\_SetChnIcrstCmd, 347
- FTM\_DRV\_SetChnOutputInitStateCmd, 347
- FTM\_DRV\_SetChnOutputMask, 347
- FTM\_DRV\_SetChnSoftwareCtrlCmd, 348
- FTM\_DRV\_SetChnSoftwareCtrlVal, 348
- FTM\_DRV\_SetClockFilterPs, 348
- FTM\_DRV\_SetCountReinitSyncCmd, 348
- FTM\_DRV\_SetDualChnInvertCmd, 349
- FTM\_DRV\_SetExtPairDeadtimeValue, 349
- FTM\_DRV\_SetGlobalLoadCmd, 349
- FTM\_DRV\_SetGlobalTimeBaseCmd, 349
- FTM\_DRV\_SetGlobalTimeBaseOutputCmd, 350
- FTM\_DRV\_SetHalfCycleCmd, 350
- FTM\_DRV\_SetHalfCycleReloadPoint, 350
- FTM\_DRV\_SetInitChnOutputCmd, 350
- FTM\_DRV\_SetInitTrigOnReloadCmd, 351
- FTM\_DRV\_SetInitialCounterValue, 351
- FTM\_DRV\_SetInvertingControl, 351
- FTM\_DRV\_SetLoadCmd, 352
- FTM\_DRV\_SetLoadFreq, 352
- FTM\_DRV\_SetModuloCounterValue, 352
- FTM\_DRV\_SetPairDeadtimeCount, 352
- FTM\_DRV\_SetPairDeadtimePrescale, 354
- FTM\_DRV\_SetPwmLoadChnSelCmd, 354
- FTM\_DRV\_SetPwmLoadCmd, 354
- FTM\_DRV\_SetQuadMode, 355
- FTM\_DRV\_SetQuadPhaseAPolarity, 355
- FTM\_DRV\_SetQuadPhaseBFilterCmd, 355
- FTM\_DRV\_SetQuadPhaseBPolarity, 355
- FTM\_DRV\_SetRelIntEnabledCmd, 356
- FTM\_DRV\_SetSoftOutChnValue, 356
- FTM\_DRV\_SetSoftwareOutputChannelControl, 356
- FTM\_DRV\_SetSync, 357
- FTM\_DRV\_SetTrigModeControlCmd, 357
- FTM\_MODE\_CEN\_ALIGNED\_PWM, 329
- FTM\_MODE\_EDGE\_ALIGNED\_PWM, 329
- FTM\_MODE\_INPUT\_CAPTURE, 329
- FTM\_MODE\_NOT\_INITIALIZED, 329
- FTM\_MODE\_OUTPUT\_COMPARE, 329
- FTM\_MODE\_QUADRATURE\_DECODER, 330
- FTM\_MODE\_UP\_DOWN\_TIMER, 330
- FTM\_MODE\_UP\_TIMER, 330
- FTM\_QUAD\_COUNT\_AND\_DIR, 330
- FTM\_QUAD\_PHASE\_ENCODE, 330
- FTM\_QUAD\_PHASE\_INVERT, 330
- FTM\_QUAD\_PHASE\_NORMAL, 330
- ftm\_channel\_event\_callback\_t, 329
- ftm\_config\_mode\_t, 329
- ftm\_quad\_decode\_mode\_t, 330
- ftm\_quad\_phase\_polarity\_t, 330
- ftmStatePtr, 357
- g\_ftmBase, 357
- g\_ftmFaultIrlqld, 358
- g\_ftmIrlqld, 358
- g\_ftmOverflowIrlqld, 358
- g\_ftmReloadIrlqld, 358
- FTM Input Capture Driver, 359
  - FTM\_BOTH\_EDGES, 361
  - FTM\_DRV\_DeinitInputCapture, 362
  - FTM\_DRV\_GetInputCaptureMeasurement, 362
  - FTM\_DRV\_InitInputCapture, 362
  - FTM\_DRV\_StartNewSignalMeasurement, 363
  - FTM\_EDGE\_DETECT, 361
  - FTM\_FALLING\_EDGE, 361
  - FTM\_FALLING\_EDGE\_PERIOD\_MEASUREMENT, 362
  - FTM\_NO\_MEASUREMENT, 362
  - FTM\_NO\_OPERATION, 361
  - FTM\_NO\_PIN\_CONTROL, 361
  - FTM\_PERIOD\_OFF\_MEASUREMENT, 362
  - FTM\_PERIOD\_ON\_MEASUREMENT, 362
  - FTM\_RISING\_EDGE, 361

- FTM\_RISING\_EDGE\_PERIOD\_MEASUREMENT, 362
- FTM\_SIGNAL\_MEASUREMENT, 361
- ftm\_edge\_alignment\_mode\_t, 361
- ftm\_input\_op\_mode\_t, 361
- ftm\_signal\_measurement\_mode\_t, 362
- FTM Module Counter Driver, 364
  - FTM\_DRV\_CounterRead, 365
  - FTM\_DRV\_CounterStart, 365
  - FTM\_DRV\_CounterStop, 365
  - FTM\_DRV\_InitCounter, 365
- FTM Output Compare Driver, 367
  - FTM\_ABSOLUTE\_VALUE, 369
  - FTM\_CLEAR\_ON\_MATCH, 369
  - FTM\_DISABLE\_OUTPUT, 369
  - FTM\_DRV\_DeinitOutputCompare, 369
  - FTM\_DRV\_InitOutputCompare, 369
  - FTM\_DRV\_UpdateOutputCompareChannel, 370
  - FTM\_RELATIVE\_VALUE, 369
  - FTM\_SET\_ON\_MATCH, 369
  - FTM\_TOGGLE\_ON\_MATCH, 369
  - ftm\_output\_compare\_mode\_t, 368
  - ftm\_output\_compare\_update\_t, 369
- FTM Pulse Width Modulation Driver, 371
  - FTM\_DRV\_DeinitPwm, 376
  - FTM\_DRV\_FastUpdatePwmChannels, 377
  - FTM\_DRV\_InitPwm, 377
  - FTM\_DRV\_UpdatePwmChannel, 377
  - FTM\_DRV\_UpdatePwmPeriod, 378
  - FTM\_DUTY\_TO\_TICKS\_SHIFT, 376
  - FTM\_MAX\_DUTY\_CYCLE, 376
  - FTM\_PWM\_UPDATE\_IN\_DUTY\_CYCLE, 376
  - FTM\_PWM\_UPDATE\_IN\_TICKS, 376
  - ftm\_pwm\_update\_option\_t, 376
- FTM Quadrature Decoder Driver, 379
  - FTM\_DRV\_QuadDecodeStart, 381
  - FTM\_DRV\_QuadDecodeStop, 381
  - FTM\_DRV\_QuadGetState, 381
- FTM\_ABSOLUTE\_VALUE
  - FTM Output Compare Driver, 369
- FTM\_BOTH\_EDGES
  - FTM Input Capture Driver, 361
- FTM\_CLEAR\_ON\_MATCH
  - FTM Output Compare Driver, 369
- FTM\_DISABLE\_OUTPUT
  - FTM Output Compare Driver, 369
- FTM\_DRV\_ClearChSC
  - FTM Common Driver, 330
- FTM\_DRV\_ClearChnEventStatus
  - FTM Common Driver, 330
- FTM\_DRV\_ClearChnTriggerFlag
  - FTM Common Driver, 330
- FTM\_DRV\_ClearFaultFlagDetected
  - FTM Common Driver, 331
- FTM\_DRV\_ClearFaultsIsr
  - FTM Common Driver, 331
- FTM\_DRV\_ClearReloadFlag
  - FTM Common Driver, 331
- FTM\_DRV\_ConvertFreqToPeriodTicks
  - FTM Common Driver, 331
- FTM\_DRV\_CounterRead
  - FTM Module Counter Driver, 365
- FTM\_DRV\_CounterStart
  - FTM Module Counter Driver, 365
- FTM\_DRV\_CounterStop
  - FTM Module Counter Driver, 365
- FTM\_DRV\_Deinit
  - FTM Common Driver, 331
- FTM\_DRV\_DeinitInputCapture
  - FTM Input Capture Driver, 362
- FTM\_DRV\_DeinitOutputCompare
  - FTM Output Compare Driver, 369
- FTM\_DRV\_DeinitPwm
  - FTM Pulse Width Modulation Driver, 376
- FTM\_DRV\_DisableFaultInt
  - FTM Common Driver, 332
- FTM\_DRV\_FastUpdatePwmChannels
  - FTM Pulse Width Modulation Driver, 377
- FTM\_DRV\_GetChInputState
  - FTM Common Driver, 332
- FTM\_DRV\_GetChOutputValue
  - FTM Common Driver, 334
- FTM\_DRV\_GetChnCountVal
  - FTM Common Driver, 332
- FTM\_DRV\_GetChnEdgeLevel
  - FTM Common Driver, 332
- FTM\_DRV\_GetChnEventStatus
  - FTM Common Driver, 334
- FTM\_DRV\_GetChnMode
  - FTM Common Driver, 334
- FTM\_DRV\_GetClockFilterPs
  - FTM Common Driver, 335
- FTM\_DRV\_GetClockPs
  - FTM Common Driver, 335
- FTM\_DRV\_GetClockSource
  - FTM Common Driver, 335
- FTM\_DRV\_GetCounter
  - FTM Common Driver, 335
- FTM\_DRV\_GetCounterInitVal
  - FTM Common Driver, 337
- FTM\_DRV\_GetCpwms
  - FTM Common Driver, 337
- FTM\_DRV\_GetDetectedFaultInput
  - FTM Common Driver, 337
- FTM\_DRV\_GetDualChnCombineCmd
  - FTM Common Driver, 337
- FTM\_DRV\_GetDualEdgeCaptureBit
  - FTM Common Driver, 339
- FTM\_DRV\_GetEventStatus
  - FTM Common Driver, 339
- FTM\_DRV\_GetFrequency
  - FTM Common Driver, 339
- FTM\_DRV\_GetInputCaptureMeasurement
  - FTM Input Capture Driver, 362
- FTM\_DRV\_GetMod
  - FTM Common Driver, 340

- FTM\_DRV\_GetQuadDir
  - FTM Common Driver, [340](#)
- FTM\_DRV\_GetQuadTimerOverflowDir
  - FTM Common Driver, [340](#)
- FTM\_DRV\_GetReloadFlag
  - FTM Common Driver, [340](#)
- FTM\_DRV\_GetTriggerControlled
  - FTM Common Driver, [341](#)
- FTM\_DRV\_HasChnEventOccurred
  - FTM Common Driver, [341](#)
- FTM\_DRV\_HasTimerOverflowed
  - FTM Common Driver, [341](#)
- FTM\_DRV\_Init
  - FTM Common Driver, [342](#)
- FTM\_DRV\_InitCounter
  - FTM Module Counter Driver, [365](#)
- FTM\_DRV\_InitInputCapture
  - FTM Input Capture Driver, [362](#)
- FTM\_DRV\_InitOutputCompare
  - FTM Output Compare Driver, [369](#)
- FTM\_DRV\_InitPwm
  - FTM Pulse Width Modulation Driver, [377](#)
- FTM\_DRV\_IsChnDma
  - FTM Common Driver, [342](#)
- FTM\_DRV\_IsChnIcrst
  - FTM Common Driver, [342](#)
- FTM\_DRV\_IsChnIntEnabled
  - FTM Common Driver, [343](#)
- FTM\_DRV\_IsChnTriggerGenerated
  - FTM Common Driver, [343](#)
- FTM\_DRV\_IsFaultFlagDetected
  - FTM Common Driver, [343](#)
- FTM\_DRV\_IsFaultInputEnabled
  - FTM Common Driver, [343](#)
- FTM\_DRV\_IsFaultIntEnabled
  - FTM Common Driver, [345](#)
- FTM\_DRV\_IsFtmEnable
  - FTM Common Driver, [345](#)
- FTM\_DRV\_IsOverflowIntEnabled
  - FTM Common Driver, [345](#)
- FTM\_DRV\_IsWriteProtectionEnabled
  - FTM Common Driver, [345](#)
- FTM\_DRV\_MaskOutputChannels
  - FTM Common Driver, [346](#)
- FTM\_DRV\_QuadDecodeStart
  - FTM Quadrature Decoder Driver, [381](#)
- FTM\_DRV\_QuadDecodeStop
  - FTM Quadrature Decoder Driver, [381](#)
- FTM\_DRV\_QuadGetState
  - FTM Quadrature Decoder Driver, [381](#)
- FTM\_DRV\_SetCaptureTestCmd
  - FTM Common Driver, [346](#)
- FTM\_DRV\_SetChnDmaCmd
  - FTM Common Driver, [346](#)
- FTM\_DRV\_SetChnIcrstCmd
  - FTM Common Driver, [347](#)
- FTM\_DRV\_SetChnOutputInitStateCmd
  - FTM Common Driver, [347](#)
- FTM\_DRV\_SetChnOutputMask
  - FTM Common Driver, [347](#)
- FTM\_DRV\_SetChnSoftwareCtrlCmd
  - FTM Common Driver, [348](#)
- FTM\_DRV\_SetChnSoftwareCtrlVal
  - FTM Common Driver, [348](#)
- FTM\_DRV\_SetClockFilterPs
  - FTM Common Driver, [348](#)
- FTM\_DRV\_SetCountReinitSyncCmd
  - FTM Common Driver, [348](#)
- FTM\_DRV\_SetDualChnInvertCmd
  - FTM Common Driver, [349](#)
- FTM\_DRV\_SetExtPairDeadtimeValue
  - FTM Common Driver, [349](#)
- FTM\_DRV\_SetGlobalLoadCmd
  - FTM Common Driver, [349](#)
- FTM\_DRV\_SetGlobalTimeBaseCmd
  - FTM Common Driver, [349](#)
- FTM\_DRV\_SetGlobalTimeBaseOutputCmd
  - FTM Common Driver, [350](#)
- FTM\_DRV\_SetHalfCycleCmd
  - FTM Common Driver, [350](#)
- FTM\_DRV\_SetHalfCycleReloadPoint
  - FTM Common Driver, [350](#)
- FTM\_DRV\_SetInitChnOutputCmd
  - FTM Common Driver, [350](#)
- FTM\_DRV\_SetInitTrigOnReloadCmd
  - FTM Common Driver, [351](#)
- FTM\_DRV\_SetInitialCounterValue
  - FTM Common Driver, [351](#)
- FTM\_DRV\_SetInvertingControl
  - FTM Common Driver, [351](#)
- FTM\_DRV\_SetLoadCmd
  - FTM Common Driver, [352](#)
- FTM\_DRV\_SetLoadFreq
  - FTM Common Driver, [352](#)
- FTM\_DRV\_SetModuloCounterValue
  - FTM Common Driver, [352](#)
- FTM\_DRV\_SetPairDeadtimeCount
  - FTM Common Driver, [352](#)
- FTM\_DRV\_SetPairDeadtimePrescale
  - FTM Common Driver, [354](#)
- FTM\_DRV\_SetPwmLoadChnSelCmd
  - FTM Common Driver, [354](#)
- FTM\_DRV\_SetPwmLoadCmd
  - FTM Common Driver, [354](#)
- FTM\_DRV\_SetQuadMode
  - FTM Common Driver, [355](#)
- FTM\_DRV\_SetQuadPhaseAPolarity
  - FTM Common Driver, [355](#)
- FTM\_DRV\_SetQuadPhaseBFilterCmd
  - FTM Common Driver, [355](#)
- FTM\_DRV\_SetQuadPhaseBPolarity
  - FTM Common Driver, [355](#)
- FTM\_DRV\_SetRelIntEnabledCmd
  - FTM Common Driver, [356](#)
- FTM\_DRV\_SetSoftOutChnValue
  - FTM Common Driver, [356](#)

- FTM\_DRV\_SetSoftwareOutputChannelControl
  - FTM Common Driver, [356](#)
- FTM\_DRV\_SetSync
  - FTM Common Driver, [357](#)
- FTM\_DRV\_SetTrigModeControlCmd
  - FTM Common Driver, [357](#)
- FTM\_DRV\_StartNewSignalMeasurement
  - FTM Input Capture Driver, [363](#)
- FTM\_DRV\_UpdateOutputCompareChannel
  - FTM Output Compare Driver, [370](#)
- FTM\_DRV\_UpdatePwmChannel
  - FTM Pulse Width Modulation Driver, [377](#)
- FTM\_DRV\_UpdatePwmPeriod
  - FTM Pulse Width Modulation Driver, [378](#)
- FTM\_DUTY\_TO\_TICKS\_SHIFT
  - FTM Pulse Width Modulation Driver, [376](#)
- FTM\_EDGE\_DETECT
  - FTM Input Capture Driver, [361](#)
- FTM\_FALLING\_EDGE
  - FTM Input Capture Driver, [361](#)
- FTM\_FALLING\_EDGE\_PERIOD\_MEASUREMENT
  - FTM Input Capture Driver, [362](#)
- FTM\_MAX\_DUTY\_CYCLE
  - FTM Pulse Width Modulation Driver, [376](#)
- FTM\_MODE\_CEN\_ALIGNED\_PWM
  - FTM Common Driver, [329](#)
- FTM\_MODE\_EDGE\_ALIGNED\_PWM
  - FTM Common Driver, [329](#)
- FTM\_MODE\_INPUT\_CAPTURE
  - FTM Common Driver, [329](#)
- FTM\_MODE\_NOT\_INITIALIZED
  - FTM Common Driver, [329](#)
- FTM\_MODE\_OUTPUT\_COMPARE
  - FTM Common Driver, [329](#)
- FTM\_MODE\_QUADRATURE\_DECODER
  - FTM Common Driver, [330](#)
- FTM\_MODE\_UP\_DOWN\_TIMER
  - FTM Common Driver, [330](#)
- FTM\_MODE\_UP\_TIMER
  - FTM Common Driver, [330](#)
- FTM\_NO\_MEASUREMENT
  - FTM Input Capture Driver, [362](#)
- FTM\_NO\_OPERATION
  - FTM Input Capture Driver, [361](#)
- FTM\_NO\_PIN\_CONTROL
  - FTM Input Capture Driver, [361](#)
- FTM\_PERIOD\_OFF\_MEASUREMENT
  - FTM Input Capture Driver, [362](#)
- FTM\_PERIOD\_ON\_MEASUREMENT
  - FTM Input Capture Driver, [362](#)
- FTM\_PWM\_UPDATE\_IN\_DUTY\_CYCLE
  - FTM Pulse Width Modulation Driver, [376](#)
- FTM\_PWM\_UPDATE\_IN\_TICKS
  - FTM Pulse Width Modulation Driver, [376](#)
- FTM\_QUAD\_COUNT\_AND\_DIR
  - FTM Common Driver, [330](#)
- FTM\_QUAD\_PHASE\_ENCODE
  - FTM Common Driver, [330](#)
- FTM\_QUAD\_PHASE\_INVERT
  - FTM Common Driver, [330](#)
- FTM\_QUAD\_PHASE\_NORMAL
  - FTM Common Driver, [330](#)
- FTM\_RELATIVE\_VALUE
  - FTM Output Compare Driver, [369](#)
- FTM\_RISING\_EDGE
  - FTM Input Capture Driver, [361](#)
- FTM\_RISING\_EDGE\_PERIOD\_MEASUREMENT
  - FTM Input Capture Driver, [362](#)
- FTM\_SET\_ON\_MATCH
  - FTM Output Compare Driver, [369](#)
- FTM\_SIGNAL\_MEASUREMENT
  - FTM Input Capture Driver, [361](#)
- FTM\_TOGGLE\_ON\_MATCH
  - FTM Output Compare Driver, [369](#)
- factoryAreaLock
  - flash\_mx25l6433f\_secure\_lock\_t, [405](#)
- fallingEdgeInterruptCount
  - lin\_state\_t, [509](#)
- fault\_state\_signal\_ptr
  - lin\_node\_attribute\_t, [605](#)
- faultChannelEnabled
  - ftm\_pwm\_ch\_fault\_param\_t, [372](#)
- faultConfig
  - ftm\_pwm\_param\_t, [375](#)
- faultFilterEnabled
  - ftm\_pwm\_ch\_fault\_param\_t, [372](#)
- faultFilterValue
  - ftm\_pwm\_fault\_param\_t, [372](#)
- faultMode
  - ftm\_pwm\_fault\_param\_t, [372](#)
- fd\_enable
  - flexcan\_data\_info\_t, [420](#)
  - flexcan\_user\_config\_t, [422](#)
- fd\_padding
  - flexcan\_data\_info\_t, [420](#)
- featureNumber
  - lpit\_module\_information\_t, [540](#)
  - rcm\_version\_info\_t, [688](#)
  - smc\_version\_info\_t, [688](#)
- fifoSize
  - lpspi\_state\_t, [555](#)
- filterEn
  - ftm\_input\_ch\_param\_t, [360](#)
- filterSampleCount
  - cmp\_comparator\_t, [237](#)
- filterSamplePeriod
  - cmp\_comparator\_t, [237](#)
- filterValue
  - ftm\_input\_ch\_param\_t, [360](#)
- finalValue
  - ftm\_timer\_param\_t, [364](#)
- firc\_config\_t, [813](#)
  - modes, [813](#)
  - range, [813](#)
  - regulator, [814](#)
- fircConfig

- scg\_config\_t, 820
- FirstBitIndex
  - sai\_user\_config\_t, 732
- firstEdge
  - ftm\_combined\_ch\_param\_t, 374
- fixedChannel
  - cmp\_trigger\_mode\_t, 240
- fixedPort
  - cmp\_trigger\_mode\_t, 240
- flag\_offset
  - lin\_frame\_t, 607
  - lin\_master\_data\_t, 615
- flag\_size
  - lin\_frame\_t, 607
  - lin\_master\_data\_t, 615
- Flash Memory (Flash), 383, 386
  - brownOutCode, 400
  - CLEAR\_FTFx\_FSTAT\_ERROR\_BITS, 390
  - CSE\_KEY\_SIZE\_CODE\_MAX, 390
  - CallBack, 400
  - DFLASH\_IFR\_READRESOURCE\_ADDRESS, 390
  - DFlashBase, 401
  - DFlashSize, 401
  - EEE\_COMPLETE\_INTERRUPT\_QUICK\_WRITE, 394
  - EEE\_DISABLE, 394
  - EEE\_ENABLE, 393
  - EEE\_QUICK\_WRITE, 394
  - EEE\_STATUS\_QUERY, 394
  - EEESize, 401
  - EERAMBase, 401
  - FLASH\_CALLBACK\_CS, 390
  - FLASH\_DRV\_CheckSum, 394
  - FLASH\_DRV\_EraseAllBlock, 394
  - FLASH\_DRV\_EraseResume, 394
  - FLASH\_DRV\_EraseSector, 395
  - FLASH\_DRV\_EraseSuspend, 395
  - FLASH\_DRV\_GetPFlashProtection, 395
  - FLASH\_DRV\_GetSecurityState, 395
  - FLASH\_DRV\_Init, 396
  - FLASH\_DRV\_Program, 396
  - FLASH\_DRV\_ProgramCheck, 396
  - FLASH\_DRV\_ProgramOnce, 398
  - FLASH\_DRV\_ReadOnce, 398
  - FLASH\_DRV\_SecurityBypass, 399
  - FLASH\_DRV\_SetPFlashProtection, 399
  - FLASH\_DRV\_VerifyAllBlock, 399
  - FLASH\_DRV\_VerifySection, 400
  - FLASH\_NOT\_SECURE, 390
  - FLASH\_SECURE\_BACKDOOR\_DISABLED, 390
  - FLASH\_SECURE\_BACKDOOR\_ENABLED, 390
  - FLASH\_SECURITY\_STATE\_KEYEN, 390
  - FLASH\_SECURITY\_STATE\_UNSECURED, 390
  - FTFx\_DPHRASE\_SIZE, 390
  - FTFx\_ERASE\_ALL\_BLOCK, 390
  - FTFx\_ERASE\_ALL\_BLOCK\_UNSECURE, 390
  - FTFx\_ERASE\_BLOCK, 390
  - FTFx\_ERASE\_SECTOR, 391
  - FTFx\_LONGWORD\_SIZE, 391
  - FTFx\_PFLASH\_SWAP, 391
  - FTFx\_PHRASE\_SIZE, 391
  - FTFx\_PROGRAM\_CHECK, 391
  - FTFx\_PROGRAM\_LONGWORD, 391
  - FTFx\_PROGRAM\_ONCE, 391
  - FTFx\_PROGRAM\_PARTITION, 391
  - FTFx\_PROGRAM\_PHRASE, 391
  - FTFx\_PROGRAM\_SECTION, 391
  - FTFx\_READ\_ONCE, 391
  - FTFx\_READ\_RESOURCE, 391
  - FTFx\_RSRC\_CODE\_REG, 391
  - FTFx\_SECURITY\_BY\_PASS, 391
  - FTFx\_SET\_EERAM, 391
  - FTFx\_SWAP\_COMPLETE, 392
  - FTFx\_SWAP\_READY, 392
  - FTFx\_SWAP\_REPORT\_STATUS, 392
  - FTFx\_SWAP\_SET\_IN\_COMPLETE, 392
  - FTFx\_SWAP\_SET\_IN\_PREPARE, 392
  - FTFx\_SWAP\_SET\_INDICATOR\_ADDR, 392
  - FTFx\_SWAP\_UNINIT, 392
  - FTFx\_SWAP\_UPDATE, 392
  - FTFx\_SWAP\_UPDATE\_ERASED, 392
  - FTFx\_VERIFY\_ALL\_BLOCK, 392
  - FTFx\_VERIFY\_BLOCK, 392
  - FTFx\_VERIFY\_SECTION, 392
  - FTFx\_WORD\_SIZE, 393
  - flash\_callback\_t, 393
  - flash\_flexRam\_function\_control\_code\_t, 393
  - GET\_BIT\_0\_7, 393
  - GET\_BIT\_16\_23, 393
  - GET\_BIT\_24\_31, 393
  - GET\_BIT\_8\_15, 393
  - NULL\_CALLBACK, 393
  - numOfRecordReqMaintain, 401
  - PFlashBase, 401
  - PFlashSize, 401, 402
  - RESUME\_WAIT\_CNT, 393
  - SUSPEND\_WAIT\_CNT, 393
  - sectorEraseCount, 402
- flash\_callback\_t
  - Flash Memory (Flash), 393
- flash\_eeprom\_status\_t, 389
- flash\_flexRam\_function\_control\_code\_t
  - Flash Memory (Flash), 393
- Flash\_mx25l6433f\_drv, 403
  - FLASH\_MX25L6433F\_DRV\_Deinit, 406
  - FLASH\_MX25L6433F\_DRV\_EnterDPD, 406
  - FLASH\_MX25L6433F\_DRV\_EnterOTP, 406
  - FLASH\_MX25L6433F\_DRV\_Erase32K, 406
  - FLASH\_MX25L6433F\_DRV\_Erase4K, 408
  - FLASH\_MX25L6433F\_DRV\_Erase64K, 408
  - FLASH\_MX25L6433F\_DRV\_EraseAll, 408
  - FLASH\_MX25L6433F\_DRV\_EraseVerify, 408
  - FLASH\_MX25L6433F\_DRV\_ExitDPD, 409
  - FLASH\_MX25L6433F\_DRV\_ExitOTP, 409
  - FLASH\_MX25L6433F\_DRV\_GetProtection, 409

- FLASH\_MX25L6433F\_DRV\_GetSecureLock, 409
- FLASH\_MX25L6433F\_DRV\_GetStatus, 410
- FLASH\_MX25L6433F\_DRV\_Init, 410
- FLASH\_MX25L6433F\_DRV\_Program, 410
- FLASH\_MX25L6433F\_DRV\_ProgramVerify, 410
- FLASH\_MX25L6433F\_DRV\_Read, 411
- FLASH\_MX25L6433F\_DRV\_Reset, 411
- FLASH\_MX25L6433F\_DRV\_STRENGTH\_HIGH, 405
- FLASH\_MX25L6433F\_DRV\_STRENGTH\_LOW, 405
- FLASH\_MX25L6433F\_DRV\_SetProtection, 411
- FLASH\_MX25L6433F\_DRV\_SetSecureLock, 412
- FLASH\_MX25L6433F\_PROT\_DIR\_BOTTOM, 405
- FLASH\_MX25L6433F\_PROT\_DIR\_TOP, 405
- FLASH\_MX25L6433F\_PROT\_SIZE\_0, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_128K, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_1M, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_256K, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_2M, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_4M, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_512K, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_64K, 406
- FLASH\_MX25L6433F\_PROT\_SIZE\_8M, 406
- flash\_mx25l6433f\_drv\_strength\_t, 405
- flash\_mx25l6433f\_prot\_dir\_t, 405
- flash\_mx25l6433f\_prot\_size\_t, 405
- flash\_mx25l6433f\_drv\_strength\_t
  - Flash\_mx25l6433f\_drv, 405
- flash\_mx25l6433f\_prot\_dir\_t
  - Flash\_mx25l6433f\_drv, 405
- flash\_mx25l6433f\_prot\_size\_t
  - Flash\_mx25l6433f\_drv, 405
- flash\_mx25l6433f\_secure\_lock\_t, 405
  - factoryAreaLock, 405
  - userAreaLock, 405
- flash\_mx25l6433f\_state\_t, 404
- flash\_mx25l6433f\_user\_config\_t, 404
  - dmaSupport, 404
  - outputDriverStrength, 404
- flash\_ssd\_config\_t, 389
- flash\_user\_config\_t, 389
- FlexCAN Driver, 413
  - FLEXCAN\_DISABLE\_MODE, 425
  - FLEXCAN\_DRV\_AbortTransfer, 426
  - FLEXCAN\_DRV\_ClearTDCFail, 426
  - FLEXCAN\_DRV\_ConfigRxFifo, 426
  - FLEXCAN\_DRV\_ConfigRxMb, 426
  - FLEXCAN\_DRV\_ConfigTxMb, 427
  - FLEXCAN\_DRV\_Deinit, 427
  - FLEXCAN\_DRV\_GetBitrate, 427
  - FLEXCAN\_DRV\_GetBitrateFD, 427
  - FLEXCAN\_DRV\_GetDefaultConfig, 428
  - FLEXCAN\_DRV\_GetTDCFail, 428
  - FLEXCAN\_DRV\_GetTDCValue, 428
  - FLEXCAN\_DRV\_GetTransferStatus, 428
  - FLEXCAN\_DRV\_Init, 430
  - FLEXCAN\_DRV\_InstallEventCallback, 430
  - FLEXCAN\_DRV\_Receive, 430
  - FLEXCAN\_DRV\_ReceiveBlocking, 430
  - FLEXCAN\_DRV\_RxFifo, 431
  - FLEXCAN\_DRV\_RxFifoBlocking, 431
  - FLEXCAN\_DRV\_Send, 431
  - FLEXCAN\_DRV\_SendBlocking, 432
  - FLEXCAN\_DRV\_SetBitrate, 432
  - FLEXCAN\_DRV\_SetBitrateCbt, 432
  - FLEXCAN\_DRV\_SetRxFifoGlobalMask, 433
  - FLEXCAN\_DRV\_SetRxIndividualMask, 433
  - FLEXCAN\_DRV\_SetRxMaskType, 433
  - FLEXCAN\_DRV\_SetRxMb14Mask, 433
  - FLEXCAN\_DRV\_SetRxMb15Mask, 433
  - FLEXCAN\_DRV\_SetRxMbGlobalMask, 434
  - FLEXCAN\_DRV\_SetTDCOffset, 434
  - FLEXCAN\_EVENT\_RX\_COMPLETE, 424
  - FLEXCAN\_EVENT\_RXFIFO\_COMPLETE, 424
  - FLEXCAN\_EVENT\_TX\_COMPLETE, 424
  - FLEXCAN\_FREEZE\_MODE, 425
  - FLEXCAN\_LISTEN\_ONLY\_MODE, 424
  - FLEXCAN\_LOOPBACK\_MODE, 424
  - FLEXCAN\_MB\_IDLE, 424
  - FLEXCAN\_MB\_RX\_BUSY, 424
  - FLEXCAN\_MB\_TX\_BUSY, 424
  - FLEXCAN\_MSG\_ID\_EXT, 424
  - FLEXCAN\_MSG\_ID\_STD, 424
  - FLEXCAN\_NORMAL\_MODE, 424
  - FLEXCAN\_PAYLOAD\_SIZE\_16, 424
  - FLEXCAN\_PAYLOAD\_SIZE\_32, 424
  - FLEXCAN\_PAYLOAD\_SIZE\_64, 424
  - FLEXCAN\_PAYLOAD\_SIZE\_8, 424
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_104, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_112, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_120, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_128, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_16, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_24, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_32, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_40, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_48, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_56, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_64, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_72, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_8, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_80, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_88, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FILTERS\_96, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_A, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_B, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_C, 425
  - FLEXCAN\_RX\_FIFO\_ID\_FORMAT\_D, 425
  - FLEXCAN\_RX\_MASK\_GLOBAL, 425
  - FLEXCAN\_RX\_MASK\_INDIVIDUAL, 425
  - FLEXCAN\_RXFIFO\_USING\_DMA, 426
  - FLEXCAN\_RXFIFO\_USING\_INTERRUPTS, 426
  - flexcan\_callback\_t, 423
  - flexcan\_event\_type\_t, 424
  - flexcan\_fd\_payload\_size\_t, 424

- flexcan\_mb\_state\_t, 424
- flexcan\_msgbuff\_id\_type\_t, 424
- flexcan\_operation\_modes\_t, 424
- flexcan\_rx\_fifo\_id\_element\_format\_t, 425
- flexcan\_rx\_fifo\_id\_filter\_num\_t, 425
- flexcan\_rx\_mask\_type\_t, 425
- flexcan\_rxfifo\_transfer\_type\_t, 425
- flexcan\_state\_t, 423
- FlexCANState, 419
  - callback, 420
  - callbackParam, 420
  - mbs, 420
  - transferType, 420
- FlexIO Common Driver, 435
  - FLEXIO\_DRIVER\_TYPE\_DMA, 436
  - FLEXIO\_DRIVER\_TYPE\_INTERRUPTS, 436
  - FLEXIO\_DRIVER\_TYPE\_POLLING, 436
  - FLEXIO\_DRV\_DeinitDevice, 436
  - FLEXIO\_DRV\_InitDevice, 436
  - FLEXIO\_DRV\_Reset, 436
  - FLEXIO\_EVENT\_END\_TRANSFER, 436
  - FLEXIO\_EVENT\_RX\_FULL, 436
  - FLEXIO\_EVENT\_TX\_EMPTY, 436
  - flexio\_callback\_t, 435
  - flexio\_driver\_type\_t, 436
  - flexio\_event\_t, 436
- FlexIO I2C Driver, 438
  - FLEXIO\_I2C\_DRV\_MasterDeinit, 442
  - FLEXIO\_I2C\_DRV\_MasterGetBaudRate, 442
  - FLEXIO\_I2C\_DRV\_MasterGetStatus, 442
  - FLEXIO\_I2C\_DRV\_MasterInit, 443
  - FLEXIO\_I2C\_DRV\_MasterReceiveData, 443
  - FLEXIO\_I2C\_DRV\_MasterReceiveDataBlocking, 443
  - FLEXIO\_I2C\_DRV\_MasterSendData, 444
  - FLEXIO\_I2C\_DRV\_MasterSendDataBlocking, 444
  - FLEXIO\_I2C\_DRV\_MasterSetBaudRate, 444
  - FLEXIO\_I2C\_DRV\_MasterSetSlaveAddr, 445
  - FLEXIO\_I2C\_DRV\_MasterTransferAbort, 445
  - FLEXIO\_I2C\_MAX\_SIZE, 442
- FlexIO I2S Driver, 446
  - FLEXIO\_I2S\_DRV\_MasterDeinit, 452
  - FLEXIO\_I2S\_DRV\_MasterGetBaudRate, 452
  - FLEXIO\_I2S\_DRV\_MasterGetStatus, 452
  - FLEXIO\_I2S\_DRV\_MasterInit, 453
  - FLEXIO\_I2S\_DRV\_MasterReceiveData, 453
  - FLEXIO\_I2S\_DRV\_MasterReceiveDataBlocking, 453
  - FLEXIO\_I2S\_DRV\_MasterSendData, 454
  - FLEXIO\_I2S\_DRV\_MasterSendDataBlocking, 454
  - FLEXIO\_I2S\_DRV\_MasterSetConfig, 454
  - FLEXIO\_I2S\_DRV\_MasterSetRxBuffer, 456
  - FLEXIO\_I2S\_DRV\_MasterSetTxBuffer, 456
  - FLEXIO\_I2S\_DRV\_MasterTransferAbort, 456
  - FLEXIO\_I2S\_DRV\_SlaveDeinit, 457
  - FLEXIO\_I2S\_DRV\_SlaveGetStatus, 457
  - FLEXIO\_I2S\_DRV\_SlaveInit, 457
  - FLEXIO\_I2S\_DRV\_SlaveReceiveData, 458
  - FLEXIO\_I2S\_DRV\_SlaveReceiveDataBlocking, 458
  - FLEXIO\_I2S\_DRV\_SlaveSendData, 458
  - FLEXIO\_I2S\_DRV\_SlaveSendDataBlocking, 459
  - FLEXIO\_I2S\_DRV\_SlaveSetConfig, 459
  - FLEXIO\_I2S\_DRV\_SlaveSetRxBuffer, 459
  - FLEXIO\_I2S\_DRV\_SlaveSetTxBuffer, 460
  - FLEXIO\_I2S\_DRV\_SlaveTransferAbort, 460
  - flexio\_i2s\_slave\_state\_t, 452
- FlexIO SPI Driver, 461
  - FLEXIO\_SPI\_DRV\_MasterDeinit, 468
  - FLEXIO\_SPI\_DRV\_MasterGetBaudRate, 468
  - FLEXIO\_SPI\_DRV\_MasterGetStatus, 468
  - FLEXIO\_SPI\_DRV\_MasterInit, 469
  - FLEXIO\_SPI\_DRV\_MasterSetBaudRate, 469
  - FLEXIO\_SPI\_DRV\_MasterTransfer, 469
  - FLEXIO\_SPI\_DRV\_MasterTransferAbort, 471
  - FLEXIO\_SPI\_DRV\_MasterTransferBlocking, 471
  - FLEXIO\_SPI\_DRV\_SlaveDeinit, 471
  - FLEXIO\_SPI\_DRV\_SlaveGetStatus, 472
  - FLEXIO\_SPI\_DRV\_SlaveInit, 472
  - FLEXIO\_SPI\_DRV\_SlaveTransfer, 472
  - FLEXIO\_SPI\_DRV\_SlaveTransferAbort, 473
  - FLEXIO\_SPI\_DRV\_SlaveTransferBlocking, 473
  - FLEXIO\_SPI\_TRANSFER\_1BYTE, 468
  - FLEXIO\_SPI\_TRANSFER\_2BYTE, 468
  - FLEXIO\_SPI\_TRANSFER\_4BYTE, 468
  - FLEXIO\_SPI\_TRANSFER\_LSB\_FIRST, 467
  - FLEXIO\_SPI\_TRANSFER\_MSB\_FIRST, 467
  - flexio\_spi\_slave\_state\_t, 467
  - flexio\_spi\_transfer\_bit\_order\_t, 467
  - flexio\_spi\_transfer\_size\_t, 467
- FlexIO UART Driver, 474
  - FLEXIO\_UART\_DIRECTION\_RX, 477
  - FLEXIO\_UART\_DIRECTION\_TX, 477
  - FLEXIO\_UART\_DRV\_Deinit, 477
  - FLEXIO\_UART\_DRV\_GetBaudRate, 478
  - FLEXIO\_UART\_DRV\_GetStatus, 478
  - FLEXIO\_UART\_DRV\_Init, 478
  - FLEXIO\_UART\_DRV\_ReceiveData, 479
  - FLEXIO\_UART\_DRV\_ReceiveDataBlocking, 479
  - FLEXIO\_UART\_DRV\_SendData, 479
  - FLEXIO\_UART\_DRV\_SendDataBlocking, 480
  - FLEXIO\_UART\_DRV\_SetConfig, 480
  - FLEXIO\_UART\_DRV\_SetRxBuffer, 480
  - FLEXIO\_UART\_DRV\_SetTxBuffer, 481
  - FLEXIO\_UART\_DRV\_TransferAbort, 481
  - flexio\_uart\_driver\_direction\_t, 477
- FlexTimer (FTM), 482
- flexcan\_callback\_t
  - FlexCAN Driver, 423
- flexcan\_data\_info\_t, 420
  - data\_length, 420
  - enable\_brs, 420
  - fd\_enable, 420
  - fd\_padding, 420
  - is\_remote, 421
  - msg\_id\_type, 421

- flexcan\_event\_type\_t
  - FlexCAN Driver, [424](#)
- flexcan\_fd\_payload\_size\_t
  - FlexCAN Driver, [424](#)
- flexcan\_id\_table\_t, [421](#)
  - idFilter, [421](#)
  - isExtendedFrame, [421](#)
  - isRemoteFrame, [421](#)
- flexcan\_mb\_handle\_t, [419](#)
  - isBlocking, [419](#)
  - isRemote, [419](#)
  - mb\_message, [419](#)
  - mbSema, [419](#)
  - state, [419](#)
- flexcan\_mb\_state\_t
  - FlexCAN Driver, [424](#)
- flexcan\_msgbuff\_id\_type\_t
  - FlexCAN Driver, [424](#)
- flexcan\_msgbuff\_t, [418](#)
  - cs, [418](#)
  - data, [418](#)
  - dataLen, [418](#)
  - msgId, [418](#)
- flexcan\_operation\_modes\_t
  - FlexCAN Driver, [424](#)
- flexcan\_rx\_fifo\_id\_element\_format\_t
  - FlexCAN Driver, [425](#)
- flexcan\_rx\_fifo\_id\_filter\_num\_t
  - FlexCAN Driver, [425](#)
- flexcan\_rx\_mask\_type\_t
  - FlexCAN Driver, [425](#)
- flexcan\_rxfifo\_transfer\_type\_t
  - FlexCAN Driver, [425](#)
- flexcan\_state\_t
  - FlexCAN Driver, [423](#)
- flexcan\_time\_segment\_t, [421](#)
  - phaseSeg1, [422](#)
  - phaseSeg2, [422](#)
  - preDivider, [422](#)
  - propSeg, [422](#)
  - rJumpwidth, [422](#)
- flexcan\_user\_config\_t, [422](#)
  - bitrate, [422](#)
  - bitrate\_cbt, [422](#)
  - fd\_enable, [422](#)
  - flexcanMode, [423](#)
  - is\_rx\_fifo\_needed, [423](#)
  - max\_num\_mb, [423](#)
  - num\_id\_filters, [423](#)
  - payload, [423](#)
  - rxFifoDMAChannel, [423](#)
  - transfer\_type, [423](#)
- flexcanMode
  - flexcan\_user\_config\_t, [423](#)
- Flexible I/O (FlexIO), [489](#)
- flexio\_callback\_t
  - FlexIO Common Driver, [435](#)
- flexio\_driver\_type\_t
  - FlexIO Common Driver, [436](#)
- flexio\_event\_t
  - FlexIO Common Driver, [436](#)
- flexio\_i2c\_master\_state\_t, [441](#)
- flexio\_i2c\_master\_user\_config\_t, [440](#)
  - baudRate, [441](#)
  - callback, [441](#)
  - callbackParam, [441](#)
  - driverType, [441](#)
  - rxDMAChannel, [441](#)
  - sclPin, [441](#)
  - sdaPin, [441](#)
  - slaveAddress, [441](#)
  - txDMAChannel, [441](#)
- flexio\_i2s\_master\_state\_t, [451](#)
- flexio\_i2s\_master\_user\_config\_t, [449](#)
  - baudRate, [449](#)
  - bitsWidth, [449](#)
  - callback, [449](#)
  - callbackParam, [449](#)
  - driverType, [449](#)
  - rxDMAChannel, [450](#)
  - rxPin, [450](#)
  - sckPin, [450](#)
  - txDMAChannel, [450](#)
  - txPin, [450](#)
  - wsPin, [450](#)
- flexio\_i2s\_slave\_state\_t
  - FlexIO I2S Driver, [452](#)
- flexio\_i2s\_slave\_user\_config\_t, [450](#)
  - bitsWidth, [451](#)
  - callback, [451](#)
  - callbackParam, [451](#)
  - driverType, [451](#)
  - rxDMAChannel, [451](#)
  - rxPin, [451](#)
  - sckPin, [451](#)
  - txDMAChannel, [451](#)
  - txPin, [451](#)
  - wsPin, [451](#)
- flexio\_spi\_master\_state\_t, [467](#)
- flexio\_spi\_master\_user\_config\_t, [464](#)
  - baudRate, [464](#)
  - bitOrder, [464](#)
  - callback, [464](#)
  - callbackParam, [464](#)
  - clockPhase, [464](#)
  - clockPolarity, [464](#)
  - driverType, [465](#)
  - misoPin, [465](#)
  - mosiPin, [465](#)
  - rxDMAChannel, [465](#)
  - sckPin, [465](#)
  - ssPin, [465](#)
  - transferSize, [465](#)
  - txDMAChannel, [465](#)
- flexio\_spi\_slave\_state\_t
  - FlexIO SPI Driver, [467](#)

- flexio\_spi\_slave\_user\_config\_t, 465
  - bitOrder, 466
  - callback, 466
  - callbackParam, 466
  - clockPhase, 466
  - clockPolarity, 466
  - driverType, 466
  - misoPin, 466
  - mosiPin, 466
  - rxDMAChannel, 466
  - sckPin, 467
  - ssPin, 467
  - transferSize, 467
  - txDMAChannel, 467
- flexio\_spi\_transfer\_bit\_order\_t
  - FlexIO SPI Driver, 467
- flexio\_spi\_transfer\_size\_t
  - FlexIO SPI Driver, 467
- flexio\_uart\_driver\_direction\_t
  - FlexIO UART Driver, 477
- flexio\_uart\_state\_t, 477
- flexio\_uart\_user\_config\_t, 476
  - baudRate, 476
  - bitCount, 476
  - callback, 476
  - callbackParam, 477
  - dataPin, 477
  - direction, 477
  - dmaChannel, 477
  - driverType, 477
- fnmc
  - sbc\_sbc\_t, 770
- fnms
  - sbc\_wtdog\_status\_t, 778
- frac
  - peripheral\_clock\_config\_t, 817
- frame
  - sbc\_can\_conf\_t, 774
- frame\_counter
  - lin\_tl\_descriptor\_t, 610
- frame\_data\_ptr
  - lin\_frame\_t, 607
- frame\_start
  - lin\_protocol\_user\_config\_t, 613
- frame\_tbl\_ptr
  - lin\_protocol\_user\_config\_t, 613
- frame\_timeout\_cnt
  - lin\_protocol\_state\_t, 617
- FrameSize
  - sai\_user\_config\_t, 732
- FrameStartReport
  - sai\_user\_config\_t, 732
- FreeRTOS, 490
- freeRun
  - lptmr\_config\_t, 570
- freq
  - scg\_sosc\_config\_t, 825
  - sosc\_config\_t, 828
- frm\_id
  - lin\_schedule\_data\_t, 608
- frm\_len
  - lin\_frame\_t, 607
- frm\_offset
  - lin\_frame\_t, 607
  - lin\_master\_data\_t, 615
- frm\_response
  - lin\_frame\_t, 607
- frm\_size
  - lin\_master\_data\_t, 615
- frm\_type
  - lin\_frame\_t, 607
- ftm\_channel\_event\_callback\_t
  - FTM Common Driver, 329
- ftm\_combined\_ch\_param\_t, 373
  - deadTime, 374
  - enableExternalTrigger, 374
  - enableExternalTriggerOnNextChn, 374
  - enableModifiedCombine, 374
  - enableSecondChannelOutput, 374
  - firstEdge, 374
  - hwChannelId, 374
  - mainChannelPolarity, 374
  - secondChannelPolarity, 375
  - secondEdge, 375
- ftm\_config\_mode\_t
  - FTM Common Driver, 329
- ftm\_edge\_alignment\_mode\_t
  - FTM Input Capture Driver, 361
- ftm\_independent\_ch\_param\_t, 373
  - enableExternalTrigger, 373
  - hwChannelId, 373
  - polarity, 373
  - uDutyCyclePercent, 373
- ftm\_input\_ch\_param\_t, 359
  - channelsCallbacks, 360
  - channelsCallbacksParams, 360
  - continuousModeEn, 360
  - edgeAlignement, 360
  - filterEn, 360
  - filterValue, 360
  - hwChannelId, 360
  - inputMode, 360
  - measurementType, 360
- ftm\_input\_op\_mode\_t
  - FTM Input Capture Driver, 361
- ftm\_input\_param\_t, 361
  - inputChConfig, 361
  - nMaxCountValue, 361
  - nNumChannels, 361
- ftm\_output\_cmp\_ch\_param\_t, 367
  - chMode, 367
  - comparedValue, 367
  - enableExternalTrigger, 368
  - hwChannelId, 368
- ftm\_output\_cmp\_param\_t, 368
  - maxCountValue, 368

- mode, [368](#)
- nNumOutputChannels, [368](#)
- outputChannelConfig, [368](#)
- ftm\_output\_compare\_mode\_t
  - FTM Output Compare Driver, [368](#)
- ftm\_output\_compare\_update\_t
  - FTM Output Compare Driver, [369](#)
- ftm\_phase\_params\_t, [379](#)
  - phaseFilterVal, [379](#)
  - phaseInputFilter, [379](#)
  - phasePolarity, [379](#)
- ftm\_pwm\_ch\_fault\_param\_t, [372](#)
  - faultChannelEnabled, [372](#)
  - faultFilterEnabled, [372](#)
  - ftmFaultPinPolarity, [372](#)
- ftm\_pwm\_fault\_param\_t, [372](#)
  - faultFilterValue, [372](#)
  - faultMode, [372](#)
  - ftmFaultChannelParam, [372](#)
  - pwmFaultInterrupt, [373](#)
  - pwmOutputStateOnFault, [373](#)
- ftm\_pwm\_param\_t, [375](#)
  - deadTimePrescaler, [375](#)
  - deadTimeValue, [375](#)
  - faultConfig, [375](#)
  - mode, [375](#)
  - nNumCombinedPwmChannels, [375](#)
  - nNumIndependentPwmChannels, [375](#)
  - pwmCombinedChannelConfig, [376](#)
  - pwmIndependentChannelConfig, [376](#)
  - uFrequencyHZ, [376](#)
- ftm\_pwm\_sync\_t, [327](#)
  - autoClearTrigger, [327](#)
  - hardwareSync0, [327](#)
  - hardwareSync1, [327](#)
  - hardwareSync2, [327](#)
  - initCounterSync, [327](#)
  - inverterSync, [327](#)
  - maskRegSync, [328](#)
  - maxLoadingPoint, [328](#)
  - minLoadingPoint, [328](#)
  - outRegSync, [328](#)
  - softwareSync, [328](#)
  - syncPoint, [328](#)
- ftm\_pwm\_update\_option\_t
  - FTM Pulse Width Modulation Driver, [376](#)
- ftm\_quad\_decode\_config\_t, [379](#)
  - initialVal, [380](#)
  - maxVal, [380](#)
  - mode, [380](#)
  - phaseAConfig, [380](#)
  - phaseBConfig, [380](#)
- ftm\_quad\_decode\_mode\_t
  - FTM Common Driver, [330](#)
- ftm\_quad\_decoder\_state\_t, [380](#)
  - counter, [380](#)
  - counterDirection, [381](#)
  - overflowDirection, [381](#)
  - overflowFlag, [381](#)
- ftm\_quad\_phase\_polarity\_t
  - FTM Common Driver, [330](#)
- ftm\_signal\_measurement\_mode\_t
  - FTM Input Capture Driver, [362](#)
- ftm\_state\_t, [326](#)
  - channelsCallbacks, [326](#)
  - channelsCallbacksParams, [326](#)
  - ftmClockSource, [326](#)
  - ftmMode, [326](#)
  - ftmPeriod, [326](#)
  - ftmSourceClockFrequency, [326](#)
  - measurementResults, [327](#)
- ftm\_timer\_param\_t, [364](#)
  - finalValue, [364](#)
  - initialValue, [364](#)
  - mode, [364](#)
- ftm\_user\_config\_t, [328](#)
  - BDMMMode, [328](#)
  - enableInitializationTrigger, [329](#)
  - ftmClockSource, [329](#)
  - ftmMode, [329](#)
  - ftmPrescaler, [329](#)
  - isTofIsrEnabled, [329](#)
  - syncMethod, [329](#)
- ftmClockSource
  - ftm\_state\_t, [326](#)
  - ftm\_user\_config\_t, [329](#)
- ftmFaultChannelParam
  - ftm\_pwm\_fault\_param\_t, [372](#)
- ftmFaultPinPolarity
  - ftm\_pwm\_ch\_fault\_param\_t, [372](#)
- ftmMode
  - ftm\_state\_t, [326](#)
  - ftm\_user\_config\_t, [329](#)
- ftmPeriod
  - ftm\_state\_t, [326](#)
- ftmPrescaler
  - ftm\_user\_config\_t, [329](#)
- ftmSourceClockFrequency
  - ftm\_state\_t, [326](#)
- ftmStatePtr
  - FTM Common Driver, [357](#)
- fullSize
  - csec\_state\_t, [193](#)
- function
  - lin\_protocol\_user\_config\_t, [613](#)
- function\_id
  - lin\_product\_id\_t, [814](#)
- g\_RtcClkInFreq
  - Clock\_manager\_s32k1xx, [225](#)
- g\_TClkFreq
  - Clock\_manager\_s32k1xx, [225](#)
- g\_ftmBase
  - FTM Common Driver, [357](#)
- g\_ftmFaultIrqId
  - FTM Common Driver, [358](#)
- g\_ftmIrqId

- FTM Common Driver, [358](#)
- g\_ftmOverflowIrqId
  - FTM Common Driver, [358](#)
- g\_ftmReloadIrqId
  - FTM Common Driver, [358](#)
- g\_lin\_flag\_handle\_tbl
  - Low level API, [629](#)
- g\_lin\_frame\_data\_buffer
  - Low level API, [629](#)
- g\_lin\_frame\_flag\_handle\_tbl
  - Low level API, [629](#)
- g\_lin\_hardware\_ifc
  - Low level API, [629](#)
- g\_lin\_master\_data\_array
  - Low level API, [629](#)
- g\_lin\_node\_attribute\_array
  - Low level API, [629](#)
- g\_lin\_protocol\_state\_array
  - Low level API, [629](#)
- g\_lin\_protocol\_user\_cfg\_array
  - Low level API, [629](#)
- g\_lin\_tl\_descriptor\_array
  - Low level API, [629](#)
- g\_lin\_virtual\_ifc
  - Low level API, [629](#)
- g\_lpspiBase
  - LPSPi Driver, [566](#)
- g\_lpspiIrqId
  - LPSPi Driver, [566](#)
- g\_lpspiStatePtr
  - LPSPi Driver, [566](#)
- g\_qspiBase
  - Qspi\_drv, [705](#)
- g\_xtal0ClkFreq
  - Clock\_manager\_s32k1xx, [225](#)
- GENERAL\_REJECT
  - Common Transport Layer API, [228](#)
- GET\_BIT\_0\_7
  - Flash Memory (Flash), [393](#)
- GET\_BIT\_16\_23
  - Flash Memory (Flash), [393](#)
- GET\_BIT\_24\_31
  - Flash Memory (Flash), [393](#)
- GET\_BIT\_8\_15
  - Flash Memory (Flash), [393](#)
- GO\_TO\_SLEEP\_SET
  - Common Core API., [226](#)
- GPIO\_INPUT\_DIRECTION
  - PINS Driver, [671](#)
- GPIO\_OUTPUT\_DIRECTION
  - PINS Driver, [671](#)
- GPIO\_UNSPECIFIED\_DIRECTION
  - PINS Driver, [671](#)
- gain
  - scg\_sosc\_config\_t, [825](#)
- glEvt
  - sbc\_evt\_capt\_t, [783](#)
- go\_to\_sleep\_flg
  - lin\_protocol\_state\_t, [617](#)
  - lin\_word\_status\_str\_t, [603](#)
- gpioBase
  - pin\_settings\_config\_t, [671](#)
- HOURS\_IN\_A\_DAY
  - Real Time Clock Driver, [714](#)
- hardwareSync0
  - ftm\_pwm\_sync\_t, [327](#)
- hardwareSync1
  - ftm\_pwm\_sync\_t, [327](#)
- hardwareSync2
  - ftm\_pwm\_sync\_t, [327](#)
- hccrConfig
  - scg\_clock\_mode\_config\_t, [818](#)
- highPriority
  - qspi\_ahb\_config\_t, [698](#)
- hour
  - rtc\_timedate\_t, [710](#)
- hwAverage
  - adc\_average\_config\_t, [168](#)
- hwAvgEnable
  - adc\_average\_config\_t, [168](#)
- hwChannelId
  - ftm\_combined\_ch\_param\_t, [374](#)
  - ftm\_independent\_ch\_param\_t, [373](#)
  - ftm\_input\_ch\_param\_t, [360](#)
  - ftm\_output\_cmp\_ch\_param\_t, [368](#)
- hysteresisLevel
  - cmp\_comparator\_t, [237](#)
- INT\_SYS\_DisableIRQ
  - Interrupt Manager (Interrupt), [495](#)
- INT\_SYS\_DisableIRQGlobal
  - Interrupt Manager (Interrupt), [495](#)
- INT\_SYS\_EnableIRQ
  - Interrupt Manager (Interrupt), [495](#)
- INT\_SYS\_EnableIRQGlobal
  - Interrupt Manager (Interrupt), [495](#)
- INT\_SYS\_GetPriority
  - Interrupt Manager (Interrupt), [495](#)
- INT\_SYS\_InstallHandler
  - Interrupt Manager (Interrupt), [496](#)
- INT\_SYS\_SetPriority
  - Interrupt Manager (Interrupt), [496](#)
- INTERLEAVE\_MAX\_TIMEOUT
  - Low level API, [618](#)
- idFilter
  - flexcan\_id\_table\_t, [421](#)
- ide
  - sbc\_frame\_t, [774](#)
- identif
  - sbc\_can\_conf\_t, [775](#)
- idle\_timeout\_cnt
  - lin\_protocol\_state\_t, [617](#)
- inOutMappingConfig
  - trgmux\_user\_config\_t, [754](#)
- index
  - csec\_state\_t, [193](#)

- initCounterSync
  - ftm\_pwm\_sync\_t, 327
- initial\_NAD
  - lin\_node\_attribute\_t, 605
- initialVal
  - ftm\_quad\_decode\_config\_t, 380
- initialValue
  - ftm\_timer\_param\_t, 364
- Initialization, 491
  - ld\_init, 491
- initializationDelay
  - cmp\_trigger\_mode\_t, 240
- initialize
  - pmc\_lpo\_clock\_config\_t, 818
  - scg\_clock\_mode\_config\_t, 819
  - scg\_clockout\_config\_t, 819
  - scg\_firc\_config\_t, 821
  - scg\_rtc\_config\_t, 822
  - scg\_sirc\_config\_t, 823
  - scg\_sosc\_config\_t, 825
  - scg\_spill\_config\_t, 826
  - sim\_clock\_out\_config\_t, 218
  - sim\_lpo\_clock\_config\_t, 219
  - sim\_plat\_gate\_config\_t, 220
  - sim\_tclk\_config\_t, 219
  - sim\_trace\_clock\_config\_t, 221
- inputBuff
  - csec\_state\_t, 193
- inputChConfig
  - ftm\_input\_param\_t, 361
- inputClock
  - adc\_converter\_config\_t, 167
- inputMode
  - ftm\_input\_ch\_param\_t, 360
- intEnable
  - pdb\_timer\_config\_t, 663
  - wdog\_user\_config\_t, 807
- Interface management, 492
  - l\_ifc\_goto\_sleep, 492
  - l\_ifc\_init, 492
  - l\_ifc\_read\_status, 493
  - l\_ifc\_wake\_up, 493
- interleave\_timeout\_counter
  - lin\_tl\_descriptor\_t, 611
- interrupt
  - enet\_config\_t, 295
- Interrupt Manager (Interrupt), 494
  - DefaultISR, 495
  - INT\_SYS\_DisableIRQ, 495
  - INT\_SYS\_DisableIRQGlobal, 495
  - INT\_SYS\_EnableIRQ, 495
  - INT\_SYS\_EnableIRQGlobal, 495
  - INT\_SYS\_GetPriority, 495
  - INT\_SYS\_InstallHandler, 496
  - INT\_SYS\_SetPriority, 496
  - isr\_t, 495
- Interrupt vector numbers for S32K144, 497
- interruptCfg
  - erm\_user\_config\_t, 308
- interruptEnable
  - adc\_chan\_config\_t, 169
  - edma\_transfer\_config\_t, 271
  - ewm\_init\_config\_t, 313
  - lptmr\_config\_t, 570
- inverterState
  - cmp\_comparator\_t, 237
- inverterSync
  - ftm\_pwm\_sync\_t, 327
- io2IdleValue
  - qspi\_user\_config\_t, 697
- io3IdleValue
  - qspi\_user\_config\_t, 697
- is10bitAddr
  - lpi2c\_master\_user\_config\_t, 525
  - lpi2c\_slave\_user\_config\_t, 526
- is\_remote
  - flexcan\_data\_info\_t, 421
- is\_rx\_fifo\_needed
  - flexcan\_user\_config\_t, 423
- isBlocking
  - flexcan\_mb\_handle\_t, 419
  - lpspi\_state\_t, 555
- isBusBusy
  - lin\_state\_t, 509
- isExtendedFrame
  - flexcan\_id\_table\_t, 421
- isInit
  - drv\_config\_t, 813
- isInterruptEnabled
  - lpit\_user\_channel\_config\_t, 542
- isPcsContinuous
  - lpspi\_master\_config\_t, 553
  - lpspi\_state\_t, 555
- isRemote
  - flexcan\_mb\_handle\_t, 419
- isRemoteFrame
  - flexcan\_id\_table\_t, 421
- isRxBlocking
  - lin\_state\_t, 509
  - lpuart\_state\_t, 580
- isRxBusy
  - lin\_state\_t, 509
  - lpuart\_state\_t, 580
- isToflsrEnabled
  - ftm\_user\_config\_t, 329
- isTransferInProgress
  - lpspi\_state\_t, 555
- isTxBlocking
  - lin\_state\_t, 509
  - lpuart\_state\_t, 580
- isTxBusy
  - lin\_state\_t, 509
  - lpuart\_state\_t, 580
- isr\_t
  - Interrupt Manager (Interrupt), 495
- iv

- csec\_state\_t, [194](#)
- J2602 Specific API, [498](#)
- J2602 Transport Layer specific API, [499](#)
- keyId
  - csec\_state\_t, [194](#)
- l\_diagnostic\_mode\_t
  - Low level API, [621](#)
- l\_ifc\_goto\_sleep
  - Interface management, [492](#)
- l\_ifc\_init
  - Interface management, [492](#)
- l\_ifc\_read\_status
  - Interface management, [493](#)
- l\_ifc\_wake\_up
  - Interface management, [493](#)
- l\_sch\_set
  - Schedule management, [741](#)
- l\_sch\_tick
  - Schedule management, [741](#)
- l\_sys\_init
  - Driver and cluster management, [261](#)
- l\_sys\_irq\_disable
  - User provided call-outs, [803](#)
- l\_sys\_irq\_restore
  - User provided call-outs, [803](#)
- LD\_ANY\_FUNCTION
  - Common Transport Layer API, [229](#)
- LD\_ANY\_MESSAGE
  - Common Transport Layer API, [229](#)
- LD\_ANY\_SUPPLIER
  - Common Transport Layer API, [229](#)
- LD\_BROADCAST
  - Common Transport Layer API, [229](#)
- LD\_CHECK\_N\_AS\_TIMEOUT
  - Low level API, [623](#)
- LD\_CHECK\_N\_CR\_TIMEOUT
  - Low level API, [623](#)
- LD\_COMPLETED
  - Low level API, [623](#)
- LD\_DATA\_AVAILABLE
  - Low level API, [621](#)
- LD\_DATA\_ERROR
  - Common Transport Layer API, [229](#)
- LD\_DIAG\_IDLE
  - Low level API, [622](#)
- LD\_DIAG\_RX\_FUNCTIONAL
  - Low level API, [622](#)
- LD\_DIAG\_RX\_INTERLEAVED
  - Low level API, [622](#)
- LD\_DIAG\_RX\_PHY
  - Low level API, [622](#)
- LD\_DIAG\_TX\_FUNCTIONAL
  - Low level API, [622](#)
- LD\_DIAG\_TX\_INTERLEAVED
  - Low level API, [622](#)
- LD\_DIAG\_TX\_PHY
  - Low level API, [622](#)
- LD\_FAILED
  - Low level API, [623](#)
- LD\_FUNCTIONAL\_NAD
  - Common Transport Layer API, [229](#)
- LD\_ID\_NO\_RESPONSE
  - Low level API, [618](#)
- LD\_IN\_PROGRESS
  - Low level API, [623](#)
- LD\_LENGTH\_NOT\_CORRECT
  - Common Transport Layer API, [229](#)
- LD\_LENGTH\_TOO\_SHORT
  - Common Transport Layer API, [229](#)
- LD\_N\_AS\_TIMEOUT
  - Low level API, [623](#)
- LD\_N\_CR\_TIMEOUT
  - Low level API, [623](#)
- LD\_NEGATIVE
  - Low level API, [622](#)
- LD\_NEGATIVE\_RESPONSE
  - Low level API, [618](#)
- LD\_NO\_CHECK\_TIMEOUT
  - Low level API, [623](#)
- LD\_NO\_DATA
  - Low level API, [621](#)
- LD\_NO\_MSG
  - Low level API, [623](#)
- LD\_NO\_RESPONSE
  - Low level API, [622](#)
- LD\_OVERWRITTEN
  - Low level API, [622](#)
- LD\_POSITIVE\_RESPONSE
  - Low level API, [618](#)
- LD\_QUEUE\_AVAILABLE
  - Low level API, [621](#)
- LD\_QUEUE\_EMPTY
  - Low level API, [621](#)
- LD\_QUEUE\_FULL
  - Low level API, [621](#)
- LD\_READ\_OK
  - Common Transport Layer API, [229](#)
- LD\_RECEIVE\_ERROR
  - Low level API, [621](#)
- LD\_REQUEST\_FINISHED
  - Low level API, [624](#)
- LD\_SERVICE\_BUSY
  - Low level API, [624](#)
- LD\_SERVICE\_ERROR
  - Low level API, [624](#)
- LD\_SERVICE\_IDLE
  - Low level API, [624](#)
- LD\_SET\_OK
  - Common Transport Layer API, [229](#)
- LD\_SUCCESS
  - Low level API, [622](#)
- LD\_TRANSFER\_ERROR
  - Low level API, [621](#)
- LD\_TRANSMIT\_ERROR
  - Low level API, [622](#)

- Low level API, [621](#)
- LD\_WRONG\_SN
  - Low level API, [623](#)
- LIN 2.1 Specific API, [500](#)
  - lin\_collision\_resolve, [500](#)
  - lin\_make\_res\_evnt\_frame, [500](#)
  - lin\_update\_err\_signal, [501](#)
  - lin\_update\_rx\_evnt\_frame, [501](#)
  - lin\_update\_word\_status\_lin21, [501](#)
- LIN Core API, [502](#)
- LIN Driver, [503](#)
  - CHECK\_PARITY, [510](#)
  - LIN\_BAUDRATE\_ADJUSTED, [511](#)
  - LIN\_CHECKSUM\_ERROR, [511](#)
  - LIN\_DRV\_AbortTransferData, [512](#)
  - LIN\_DRV\_AutoBaudCapture, [512](#)
  - LIN\_DRV\_Deinit, [512](#)
  - LIN\_DRV\_DisableIRQ, [513](#)
  - LIN\_DRV\_EnableIRQ, [513](#)
  - LIN\_DRV\_GetCurrentNodeState, [513](#)
  - LIN\_DRV\_GetReceiveStatus, [513](#)
  - LIN\_DRV\_GetTransmitStatus, [514](#)
  - LIN\_DRV\_GoToSleepMode, [514](#)
  - LIN\_DRV\_GotIdleState, [514](#)
  - LIN\_DRV\_IRQHandler, [515](#)
  - LIN\_DRV\_Init, [514](#)
  - LIN\_DRV\_InstallCallback, [515](#)
  - LIN\_DRV\_MakeChecksumByte, [515](#)
  - LIN\_DRV\_MasterSendHeader, [515](#)
  - LIN\_DRV\_ProcessParity, [516](#)
  - LIN\_DRV\_ReceiveFrameData, [516](#)
  - LIN\_DRV\_ReceiveFrameDataBlocking, [517](#)
  - LIN\_DRV\_SendFrameData, [517](#)
  - LIN\_DRV\_SendFrameDataBlocking, [518](#)
  - LIN\_DRV\_SendWakeupSignal, [518](#)
  - LIN\_DRV\_SetTimeoutCounter, [518](#)
  - LIN\_DRV\_TimeoutService, [519](#)
  - LIN\_FRAME\_ERROR, [511](#)
  - LIN\_NO\_EVENT, [511](#)
  - LIN\_NODE\_STATE\_IDLE, [512](#)
  - LIN\_NODE\_STATE\_RECV\_DATA, [512](#)
  - LIN\_NODE\_STATE\_RECV\_DATA\_COMPLETED, [512](#)
  - LIN\_NODE\_STATE\_RECV\_PID, [512](#)
  - LIN\_NODE\_STATE\_RECV\_SYNC, [512](#)
  - LIN\_NODE\_STATE\_SEND\_BREAK\_FIELD, [512](#)
  - LIN\_NODE\_STATE\_SEND\_DATA, [512](#)
  - LIN\_NODE\_STATE\_SEND\_DATA\_COMPLETED, [512](#)
  - LIN\_NODE\_STATE\_SEND\_PID, [512](#)
  - LIN\_NODE\_STATE\_SLEEP\_MODE, [511](#)
  - LIN\_NODE\_STATE\_UNINIT, [511](#)
  - LIN\_PID\_ERROR, [511](#)
  - LIN\_PID\_OK, [511](#)
  - LIN\_READBACK\_ERROR, [511](#)
  - LIN\_RECV\_BREAK\_FIELD\_OK, [511](#)
  - LIN\_RX\_COMPLETED, [511](#)
  - LIN\_SYNC\_ERROR, [511](#)
  - LIN\_SYNC\_OK, [511](#)
  - LIN\_TX\_COMPLETED, [511](#)
  - LIN\_WAKEUP\_SIGNAL, [511](#)
  - lin\_callback\_t, [511](#)
  - lin\_event\_id\_t, [511](#)
  - lin\_node\_state\_t, [511](#)
  - lin\_timer\_get\_time\_interval\_t, [511](#)
  - MAKE\_PARITY, [510](#)
  - MASTER, [511](#)
  - SLAVE, [511](#)
- LIN Stack, [520](#)
- LIN\_BAUDRATE\_ADJUSTED
  - LIN Driver, [511](#)
- LIN\_CHECKSUM\_ERROR
  - LIN Driver, [511](#)
- LIN\_DIAGNOSTIC\_CLASS\_I
  - Low level API, [621](#)
- LIN\_DIAGNOSTIC\_CLASS\_II
  - Low level API, [621](#)
- LIN\_DIAGNOSTIC\_CLASS\_III
  - Low level API, [622](#)
- LIN\_DRV\_AbortTransferData
  - LIN Driver, [512](#)
- LIN\_DRV\_AutoBaudCapture
  - LIN Driver, [512](#)
- LIN\_DRV\_Deinit
  - LIN Driver, [512](#)
- LIN\_DRV\_DisableIRQ
  - LIN Driver, [513](#)
- LIN\_DRV\_EnableIRQ
  - LIN Driver, [513](#)
- LIN\_DRV\_GetCurrentNodeState
  - LIN Driver, [513](#)
- LIN\_DRV\_GetReceiveStatus
  - LIN Driver, [513](#)
- LIN\_DRV\_GetTransmitStatus
  - LIN Driver, [514](#)
- LIN\_DRV\_GoToSleepMode
  - LIN Driver, [514](#)
- LIN\_DRV\_GotIdleState
  - LIN Driver, [514](#)
- LIN\_DRV\_IRQHandler
  - LIN Driver, [515](#)
- LIN\_DRV\_Init
  - LIN Driver, [514](#)
- LIN\_DRV\_InstallCallback
  - LIN Driver, [515](#)
- LIN\_DRV\_MakeChecksumByte
  - LIN Driver, [515](#)
- LIN\_DRV\_MasterSendHeader
  - LIN Driver, [515](#)
- LIN\_DRV\_ProcessParity
  - LIN Driver, [516](#)
- LIN\_DRV\_ReceiveFrameData
  - LIN Driver, [516](#)
- LIN\_DRV\_ReceiveFrameDataBlocking
  - LIN Driver, [517](#)
- LIN\_DRV\_SendFrameData

- LIN Driver, [517](#)
- LIN\_DRV\_SendFrameDataBlocking
  - LIN Driver, [518](#)
- LIN\_DRV\_SendWakeupSignal
  - LIN Driver, [518](#)
- LIN\_DRV\_SetTimeoutCounter
  - LIN Driver, [518](#)
- LIN\_DRV\_TimeoutService
  - LIN Driver, [519](#)
- LIN\_FRAME\_ERROR
  - LIN Driver, [511](#)
- LIN\_FRM\_DIAG
  - Low level API, [622](#)
- LIN\_FRM\_EVNT
  - Low level API, [622](#)
- LIN\_FRM\_SPRDC
  - Low level API, [622](#)
- LIN\_FRM\_UNCD
  - Low level API, [622](#)
- LIN\_LLD\_BUS\_ACTIVITY\_TIMEOUT
  - Low level API, [623](#)
- LIN\_LLD\_CHECKSUM\_ERR
  - Low level API, [623](#)
- LIN\_LLD\_ERROR
  - Low level API, [618](#)
- LIN\_LLD\_FRAME\_ERR
  - Low level API, [623](#)
- LIN\_LLD\_NODATA\_TIMEOUT
  - Low level API, [623](#)
- LIN\_LLD\_OK
  - Low level API, [618](#)
- LIN\_LLD\_PID\_ERR
  - Low level API, [623](#)
- LIN\_LLD\_PID\_OK
  - Low level API, [623](#)
- LIN\_LLD\_READBACK\_ERR
  - Low level API, [623](#)
- LIN\_LLD\_RX\_COMPLETED
  - Low level API, [623](#)
- LIN\_LLD\_TX\_COMPLETED
  - Low level API, [623](#)
- LIN\_MASTER
  - Low level API, [618](#)
- LIN\_NO\_EVENT
  - LIN Driver, [511](#)
- LIN\_NODE\_STATE\_IDLE
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_RECV\_DATA
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_RECV\_DATA\_COMPLETED
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_RECV\_PID
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_RECV\_SYNC
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_SEND\_BREAK\_FIELD
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_SEND\_DATA
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_SEND\_DATA\_COMPLETED
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_SEND\_PID
  - LIN Driver, [512](#)
- LIN\_NODE\_STATE\_SLEEP\_MODE
  - LIN Driver, [511](#)
- LIN\_NODE\_STATE\_UNINIT
  - LIN Driver, [511](#)
- LIN\_PID\_ERROR
  - LIN Driver, [511](#)
- LIN\_PID\_OK
  - LIN Driver, [511](#)
- LIN\_PRODUCT\_ID
  - Common Transport Layer API, [229](#)
- LIN\_PROTOCOL\_21
  - Low level API, [623](#)
- LIN\_PROTOCOL\_J2602
  - Low level API, [623](#)
- LIN\_READ\_USR\_DEF\_MAX
  - Low level API, [619](#)
- LIN\_READ\_USR\_DEF\_MIN
  - Low level API, [619](#)
- LIN\_READBACK\_ERROR
  - LIN Driver, [511](#)
- LIN\_RECV\_BREAK\_FIELD\_OK
  - LIN Driver, [511](#)
- LIN\_RES\_PUB
  - Low level API, [622](#)
- LIN\_RES\_SUB
  - Low level API, [622](#)
- LIN\_RX\_COMPLETED
  - LIN Driver, [511](#)
- LIN\_SCH\_TBL\_COLL\_RESOLV
  - Low level API, [624](#)
- LIN\_SCH\_TBL\_DIAG
  - Low level API, [624](#)
- LIN\_SCH\_TBL\_GO\_TO\_SLEEP
  - Low level API, [624](#)
- LIN\_SCH\_TBL\_NORM
  - Low level API, [624](#)
- LIN\_SCH\_TBL\_NULL
  - Low level API, [624](#)
- LIN\_SERIAL\_NUMBER
  - Common Transport Layer API, [230](#)
- LIN\_SLAVE
  - Low level API, [619](#)
- LIN\_SYNC\_ERROR
  - LIN Driver, [511](#)
- LIN\_SYNC\_OK
  - LIN Driver, [511](#)
- LIN\_TL\_CALLBACK\_HANDLER
  - Low level API, [619](#)
- LIN\_TX\_COMPLETED
  - LIN Driver, [511](#)
- LIN\_WAKEUP\_SIGNAL
  - LIN Driver, [511](#)
- LK0C

- UJA1169 SBC Driver, [789](#)
- LK1C
  - UJA1169 SBC Driver, [789](#)
- LK2C
  - UJA1169 SBC Driver, [789](#)
- LK3C
  - UJA1169 SBC Driver, [789](#)
- LK4C
  - UJA1169 SBC Driver, [789](#)
- LK5C
  - UJA1169 SBC Driver, [789](#)
- LK6C
  - UJA1169 SBC Driver, [789](#)
- LKAC
  - UJA1169 SBC Driver, [789](#)
- LPI2C Driver, [521](#)
  - LPI2C\_DRV\_MasterAbortTransferData, [528](#)
  - LPI2C\_DRV\_MasterDeinit, [528](#)
  - LPI2C\_DRV\_MasterGetBaudRate, [528](#)
  - LPI2C\_DRV\_MasterGetTransferStatus, [529](#)
  - LPI2C\_DRV\_MasterIRQHandler, [529](#)
  - LPI2C\_DRV\_MasterInit, [529](#)
  - LPI2C\_DRV\_MasterReceiveData, [530](#)
  - LPI2C\_DRV\_MasterReceiveDataBlocking, [530](#)
  - LPI2C\_DRV\_MasterSendData, [530](#)
  - LPI2C\_DRV\_MasterSendDataBlocking, [531](#)
  - LPI2C\_DRV\_MasterSetBaudRate, [531](#)
  - LPI2C\_DRV\_MasterSetSlaveAddr, [531](#)
  - LPI2C\_DRV\_SlaveAbortTransferData, [531](#)
  - LPI2C\_DRV\_SlaveDeinit, [533](#)
  - LPI2C\_DRV\_SlaveGetTransferStatus, [533](#)
  - LPI2C\_DRV\_SlaveIRQHandler, [533](#)
  - LPI2C\_DRV\_SlaveInit, [533](#)
  - LPI2C\_DRV\_SlaveReceiveData, [534](#)
  - LPI2C\_DRV\_SlaveReceiveDataBlocking, [534](#)
  - LPI2C\_DRV\_SlaveSendData, [534](#)
  - LPI2C\_DRV\_SlaveSendDataBlocking, [535](#)
  - LPI2C\_DRV\_SlaveSetRxBuffer, [535](#)
  - LPI2C\_DRV\_SlaveSetTxBuffer, [535](#)
  - LPI2C\_FAST\_MODE, [527](#)
  - LPI2C\_MASTER\_EVENT\_ARBITRATION\_LOST, [527](#)
  - LPI2C\_MASTER\_EVENT\_FIFO\_ERROR, [527](#)
  - LPI2C\_MASTER\_EVENT\_NACK, [527](#)
  - LPI2C\_MASTER\_EVENT\_RX, [527](#)
  - LPI2C\_MASTER\_EVENT\_TX, [527](#)
  - LPI2C\_SLAVE\_EVENT\_RX\_FULL, [528](#)
  - LPI2C\_SLAVE\_EVENT\_RX\_REQ, [528](#)
  - LPI2C\_SLAVE\_EVENT\_STOP, [528](#)
  - LPI2C\_SLAVE\_EVENT\_TX\_EMPTY, [528](#)
  - LPI2C\_SLAVE\_EVENT\_TX\_REQ, [528](#)
  - LPI2C\_STANDARD\_MODE, [527](#)
  - LPI2C\_USING\_DMA, [528](#)
  - LPI2C\_USING\_INTERRUPTS, [528](#)
  - lpi2c\_master\_callback\_t, [527](#)
  - lpi2c\_master\_event\_t, [527](#)
  - lpi2c\_mode\_t, [527](#)
  - lpi2c\_slave\_callback\_t, [527](#)
  - lpi2c\_slave\_event\_t, [528](#)
  - lpi2c\_transfer\_type\_t, [528](#)
  - LPI2C\_DRV\_MasterAbortTransferData
    - LPI2C Driver, [528](#)
  - LPI2C\_DRV\_MasterDeinit
    - LPI2C Driver, [528](#)
  - LPI2C\_DRV\_MasterGetBaudRate
    - LPI2C Driver, [528](#)
  - LPI2C\_DRV\_MasterGetTransferStatus
    - LPI2C Driver, [529](#)
  - LPI2C\_DRV\_MasterIRQHandler
    - LPI2C Driver, [529](#)
  - LPI2C\_DRV\_MasterInit
    - LPI2C Driver, [529](#)
  - LPI2C\_DRV\_MasterReceiveData
    - LPI2C Driver, [530](#)
  - LPI2C\_DRV\_MasterReceiveDataBlocking
    - LPI2C Driver, [530](#)
  - LPI2C\_DRV\_MasterSendData
    - LPI2C Driver, [530](#)
  - LPI2C\_DRV\_MasterSendDataBlocking
    - LPI2C Driver, [531](#)
  - LPI2C\_DRV\_MasterSetBaudRate
    - LPI2C Driver, [531](#)
  - LPI2C\_DRV\_MasterSetSlaveAddr
    - LPI2C Driver, [531](#)
  - LPI2C\_DRV\_SlaveAbortTransferData
    - LPI2C Driver, [531](#)
  - LPI2C\_DRV\_SlaveDeinit
    - LPI2C Driver, [533](#)
  - LPI2C\_DRV\_SlaveGetTransferStatus
    - LPI2C Driver, [533](#)
  - LPI2C\_DRV\_SlaveIRQHandler
    - LPI2C Driver, [533](#)
  - LPI2C\_DRV\_SlaveInit
    - LPI2C Driver, [533](#)
  - LPI2C\_DRV\_SlaveReceiveData
    - LPI2C Driver, [534](#)
  - LPI2C\_DRV\_SlaveReceiveDataBlocking
    - LPI2C Driver, [534](#)
  - LPI2C\_DRV\_SlaveSendData
    - LPI2C Driver, [534](#)
  - LPI2C\_DRV\_SlaveSendDataBlocking
    - LPI2C Driver, [535](#)
  - LPI2C\_DRV\_SlaveSetRxBuffer
    - LPI2C Driver, [535](#)
  - LPI2C\_DRV\_SlaveSetTxBuffer
    - LPI2C Driver, [535](#)
  - LPI2C\_FAST\_MODE
    - LPI2C Driver, [527](#)
  - LPI2C\_MASTER\_EVENT\_ARBITRATION\_LOST
    - LPI2C Driver, [527](#)
  - LPI2C\_MASTER\_EVENT\_FIFO\_ERROR
    - LPI2C Driver, [527](#)
  - LPI2C\_MASTER\_EVENT\_NACK
    - LPI2C Driver, [527](#)
  - LPI2C\_MASTER\_EVENT\_RX
    - LPI2C Driver, [527](#)

- LPI2C\_MASTER\_EVENT\_TX
  - LPI2C Driver, [527](#)
- LPI2C\_SLAVE\_EVENT\_RX\_FULL
  - LPI2C Driver, [528](#)
- LPI2C\_SLAVE\_EVENT\_RX\_REQ
  - LPI2C Driver, [528](#)
- LPI2C\_SLAVE\_EVENT\_STOP
  - LPI2C Driver, [528](#)
- LPI2C\_SLAVE\_EVENT\_TX\_EMPTY
  - LPI2C Driver, [528](#)
- LPI2C\_SLAVE\_EVENT\_TX\_REQ
  - LPI2C Driver, [528](#)
- LPI2C\_STANDARD\_MODE
  - LPI2C Driver, [527](#)
- LPI2C\_USING\_DMA
  - LPI2C Driver, [528](#)
- LPI2C\_USING\_INTERRUPTS
  - LPI2C Driver, [528](#)
- LPIT Driver, [537](#)
  - LPIT\_DRV\_ClearInterruptFlagTimerChannels, [544](#)
  - LPIT\_DRV\_Deinit, [544](#)
  - LPIT\_DRV\_GetCurrentTimerCount, [544](#)
  - LPIT\_DRV\_GetCurrentTimerUs, [544](#)
  - LPIT\_DRV\_GetInterruptFlagTimerChannels, [545](#)
  - LPIT\_DRV\_GetTimerPeriodByCount, [545](#)
  - LPIT\_DRV\_GetTimerPeriodByUs, [545](#)
  - LPIT\_DRV\_Init, [546](#)
  - LPIT\_DRV\_InitChannel, [546](#)
  - LPIT\_DRV\_SetTimerPeriodByCount, [547](#)
  - LPIT\_DRV\_SetTimerPeriodByUs, [547](#)
  - LPIT\_DRV\_SetTimerPeriodInDual16ModeBy↔  
Count, [547](#)
  - LPIT\_DRV\_SetTimerPeriodInDual16ModeByUs,  
[548](#)
  - LPIT\_DRV\_StartTimerChannels, [548](#)
  - LPIT\_DRV\_StopTimerChannels, [548](#)
  - LPIT\_DUAL\_PERIODIC\_COUNTER, [543](#)
  - LPIT\_INPUT\_CAPTURE, [543](#)
  - LPIT\_PERIOD\_UNITS\_COUNTS, [543](#)
  - LPIT\_PERIOD\_UNITS\_MICROSECONDS, [543](#)
  - LPIT\_PERIODIC\_COUNTER, [543](#)
  - LPIT\_TRIGGER\_ACCUMULATOR, [543](#)
  - LPIT\_TRIGGER\_SOURCE\_EXTERNAL, [543](#)
  - LPIT\_TRIGGER\_SOURCE\_INTERNAL, [543](#)
  - lpit\_period\_units\_t, [543](#)
  - lpit\_timer\_modes\_t, [543](#)
  - lpit\_trigger\_source\_t, [543](#)
  - MAX\_PERIOD\_COUNT, [543](#)
  - MAX\_PERIOD\_COUNT\_16\_BIT, [543](#)
  - MAX\_PERIOD\_COUNT\_IN\_DUAL\_16BIT\_MO↔  
DE, [543](#)
- LPIT\_DRV\_ClearInterruptFlagTimerChannels
  - LPIT Driver, [544](#)
- LPIT\_DRV\_Deinit
  - LPIT Driver, [544](#)
- LPIT\_DRV\_GetCurrentTimerCount
  - LPIT Driver, [544](#)
- LPIT\_DRV\_GetCurrentTimerUs
  - LPIT Driver, [544](#)
- LPIT\_DRV\_GetInterruptFlagTimerChannels
  - LPIT Driver, [545](#)
- LPIT\_DRV\_GetTimerPeriodByCount
  - LPIT Driver, [545](#)
- LPIT\_DRV\_GetTimerPeriodByUs
  - LPIT Driver, [545](#)
- LPIT\_DRV\_Init
  - LPIT Driver, [546](#)
- LPIT\_DRV\_InitChannel
  - LPIT Driver, [546](#)
- LPIT\_DRV\_SetTimerPeriodByCount
  - LPIT Driver, [547](#)
- LPIT\_DRV\_SetTimerPeriodByUs
  - LPIT Driver, [547](#)
- LPIT\_DRV\_SetTimerPeriodInDual16ModeByCount
  - LPIT Driver, [547](#)
- LPIT\_DRV\_SetTimerPeriodInDual16ModeByUs
  - LPIT Driver, [548](#)
- LPIT\_DRV\_StartTimerChannels
  - LPIT Driver, [548](#)
- LPIT\_DRV\_StopTimerChannels
  - LPIT Driver, [548](#)
- LPIT\_DUAL\_PERIODIC\_COUNTER
  - LPIT Driver, [543](#)
- LPIT\_INPUT\_CAPTURE
  - LPIT Driver, [543](#)
- LPIT\_PERIOD\_UNITS\_COUNTS
  - LPIT Driver, [543](#)
- LPIT\_PERIOD\_UNITS\_MICROSECONDS
  - LPIT Driver, [543](#)
- LPIT\_PERIODIC\_COUNTER
  - LPIT Driver, [543](#)
- LPIT\_TRIGGER\_ACCUMULATOR
  - LPIT Driver, [543](#)
- LPIT\_TRIGGER\_SOURCE\_EXTERNAL
  - LPIT Driver, [543](#)
- LPIT\_TRIGGER\_SOURCE\_INTERNAL
  - LPIT Driver, [543](#)
- LPSPi Driver, [550](#)
  - g\_lpspiBase, [566](#)
  - g\_lpspirqlid, [566](#)
  - g\_lpspiStatePtr, [566](#)
  - LPSPi0\_IRQHandler, [559](#)
  - LPSPi1\_IRQHandler, [559](#)
  - LPSPi2\_IRQHandler, [559](#)
  - LPSPi\_ACTIVE\_HIGH, [558](#)
  - LPSPi\_ACTIVE\_LOW, [558](#)
  - LPSPi\_CLOCK\_PHASE\_1ST\_EDGE, [558](#)
  - LPSPi\_CLOCK\_PHASE\_2ND\_EDGE, [558](#)
  - LPSPi\_DRV\_DisableTEIEInterrupts, [559](#)
  - LPSPi\_DRV\_FillupTxBuffer, [559](#)
  - LPSPi\_DRV\_IRQHandler, [559](#)
  - LPSPi\_DRV\_MasterAbortTransfer, [560](#)
  - LPSPi\_DRV\_MasterConfigureBus, [560](#)
  - LPSPi\_DRV\_MasterDeinit, [560](#)
  - LPSPi\_DRV\_MasterGetTransferStatus, [561](#)
  - LPSPi\_DRV\_MasterIRQHandler, [562](#)

- LPSPIDRV\_MasterInit, [561](#)
- LPSPIDRV\_MasterSetDelay, [562](#)
- LPSPIDRV\_MasterTransfer, [562](#)
- LPSPIDRV\_MasterTransferBlocking, [563](#)
- LPSPIDRV\_ReadRXBuffer, [563](#)
- LPSPIDRV\_SlaveAbortTransfer, [564](#)
- LPSPIDRV\_SlaveDeinit, [564](#)
- LPSPIDRV\_SlaveGetTransferStatus, [564](#)
- LPSPIDRV\_SlaveIRQHandler, [565](#)
- LPSPIDRV\_SlaveInit, [564](#)
- LPSPIDRV\_SlaveTransfer, [565](#)
- LPSPIDRV\_SlaveTransferBlocking, [565](#)
- LPSPIDRV\_PCS0, [558](#)
- LPSPIDRV\_PCS1, [558](#)
- LPSPIDRV\_PCS2, [558](#)
- LPSPIDRV\_PCS3, [559](#)
- LPSPIDRV\_RECEIVE\_FAIL, [559](#)
- LPSPIDRV\_SCK\_ACTIVE\_HIGH, [558](#)
- LPSPIDRV\_SCK\_ACTIVE\_LOW, [558](#)
- LPSPIDRV\_TRANSFER\_OK, [559](#)
- LPSPIDRV\_TRANSMIT\_FAIL, [559](#)
- LPSPIDRV\_USING\_DMA, [558](#)
- LPSPIDRV\_USING\_INTERRUPTS, [558](#)
- lpspi\_clock\_phase\_t, [558](#)
- lpspi\_sck\_polarity\_t, [558](#)
- lpspi\_signal\_polarity\_t, [558](#)
- lpspi\_transfer\_type, [558](#)
- lpspi\_which\_pcs\_t, [558](#)
- transfer\_status\_t, [559](#)
- LPSPIDRV\_IRQHandler
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_IRQHandler
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_IRQHandler
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_ACTIVE\_HIGH
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_ACTIVE\_LOW
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_CLOCK\_PHASE\_1ST\_EDGE
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_CLOCK\_PHASE\_2ND\_EDGE
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_DisableTEIEInterrupts
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_FillupTxBuffer
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_IRQHandler
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_MasterAbortTransfer
  - LPSPIDRV Driver, [560](#)
- LPSPIDRV\_MasterConfigureBus
  - LPSPIDRV Driver, [560](#)
- LPSPIDRV\_MasterDeinit
  - LPSPIDRV Driver, [560](#)
- LPSPIDRV\_MasterGetTransferStatus
  - LPSPIDRV Driver, [561](#)
- LPSPIDRV\_MasterIRQHandler
  - LPSPIDRV Driver, [562](#)
- LPSPIDRV\_MasterSetDelay
  - LPSPIDRV Driver, [561](#)
- LPSPIDRV\_MasterTransfer
  - LPSPIDRV Driver, [562](#)
- LPSPIDRV\_MasterTransferBlocking
  - LPSPIDRV Driver, [563](#)
- LPSPIDRV\_ReadRXBuffer
  - LPSPIDRV Driver, [563](#)
- LPSPIDRV\_SlaveAbortTransfer
  - LPSPIDRV Driver, [564](#)
- LPSPIDRV\_SlaveDeinit
  - LPSPIDRV Driver, [564](#)
- LPSPIDRV\_SlaveGetTransferStatus
  - LPSPIDRV Driver, [564](#)
- LPSPIDRV\_SlaveIRQHandler
  - LPSPIDRV Driver, [565](#)
- LPSPIDRV\_SlaveInit
  - LPSPIDRV Driver, [564](#)
- LPSPIDRV\_SlaveTransfer
  - LPSPIDRV Driver, [565](#)
- LPSPIDRV\_SlaveTransferBlocking
  - LPSPIDRV Driver, [565](#)
- LPSPIDRV\_PCS0
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_PCS1
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_PCS2
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_PCS3
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_RECEIVE\_FAIL
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_SCK\_ACTIVE\_HIGH
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_SCK\_ACTIVE\_LOW
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_TRANSFER\_OK
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_TRANSMIT\_FAIL
  - LPSPIDRV Driver, [559](#)
- LPSPIDRV\_USING\_DMA
  - LPSPIDRV Driver, [558](#)
- LPSPIDRV\_USING\_INTERRUPTS
  - LPSPIDRV Driver, [558](#)
- LPTMR Driver, [567](#)
  - LPTMR\_CLOCKSOURCE\_1KHZ\_LPO, [571](#)
  - LPTMR\_CLOCKSOURCE\_PCC, [571](#)
  - LPTMR\_CLOCKSOURCE\_RTC, [571](#)
  - LPTMR\_CLOCKSOURCE\_SIRCDIV2, [571](#)
  - LPTMR\_COUNTER\_UNITS\_MICROSECONDS, [571](#)
  - LPTMR\_COUNTER\_UNITS\_TICKS, [571](#)
  - LPTMR\_DRV\_ClearCompareFlag, [572](#)
  - LPTMR\_DRV\_Deinit, [573](#)
  - LPTMR\_DRV\_GetCompareFlag, [573](#)

- LPTMR\_DRV\_GetCompareValueByCount, [573](#)
- LPTMR\_DRV\_GetCompareValueByUs, [573](#)
- LPTMR\_DRV\_GetConfig, [573](#)
- LPTMR\_DRV\_GetCounterValueByCount, [573](#)
- LPTMR\_DRV\_Init, [574](#)
- LPTMR\_DRV\_InitConfigStruct, [574](#)
- LPTMR\_DRV\_IsRunning, [574](#)
- LPTMR\_DRV\_SetCompareValueByCount, [574](#)
- LPTMR\_DRV\_SetCompareValueByUs, [575](#)
- LPTMR\_DRV\_SetConfig, [575](#)
- LPTMR\_DRV\_SetInterrupt, [575](#)
- LPTMR\_DRV\_SetPinConfiguration, [576](#)
- LPTMR\_DRV\_StartCounter, [576](#)
- LPTMR\_DRV\_StopCounter, [576](#)
- LPTMR\_PINPOLARITY\_FALLING, [571](#)
- LPTMR\_PINPOLARITY\_RISING, [571](#)
- LPTMR\_PINSELECT\_ALT1, [572](#)
- LPTMR\_PINSELECT\_ALT2, [572](#)
- LPTMR\_PINSELECT\_ALT3, [572](#)
- LPTMR\_PINSELECT\_TRGMUX, [572](#)
- LPTMR\_PRESCALE\_1024\_GLITCHFILTER\_512, [572](#)
- LPTMR\_PRESCALE\_128\_GLITCHFILTER\_64, [572](#)
- LPTMR\_PRESCALE\_16384\_GLITCHFILTER\_↔  
8192, [572](#)
- LPTMR\_PRESCALE\_16\_GLITCHFILTER\_8, [572](#)
- LPTMR\_PRESCALE\_2, [572](#)
- LPTMR\_PRESCALE\_2048\_GLITCHFILTER\_↔  
1024, [572](#)
- LPTMR\_PRESCALE\_256\_GLITCHFILTER\_128, [572](#)
- LPTMR\_PRESCALE\_32768\_GLITCHFILTER\_↔  
16384, [572](#)
- LPTMR\_PRESCALE\_32\_GLITCHFILTER\_16, [572](#)
- LPTMR\_PRESCALE\_4096\_GLITCHFILTER\_↔  
2048, [572](#)
- LPTMR\_PRESCALE\_4\_GLITCHFILTER\_2, [572](#)
- LPTMR\_PRESCALE\_512\_GLITCHFILTER\_256, [572](#)
- LPTMR\_PRESCALE\_64\_GLITCHFILTER\_32, [572](#)
- LPTMR\_PRESCALE\_65536\_GLITCHFILTER\_↔  
32768, [572](#)
- LPTMR\_PRESCALE\_8192\_GLITCHFILTER\_↔  
4096, [572](#)
- LPTMR\_PRESCALE\_8\_GLITCHFILTER\_4, [572](#)
- LPTMR\_WORKMODE\_PULSECOUNTER, [572](#)
- LPTMR\_WORKMODE\_TIMER, [572](#)
- lptmr\_clocksource\_t, [571](#)
- lptmr\_counter\_units\_t, [571](#)
- lptmr\_pinpolarity\_t, [571](#)
- lptmr\_pinselect\_t, [571](#)
- lptmr\_prescaler\_t, [572](#)
- lptmr\_workmode\_t, [572](#)
- LPTMR\_CLOCKSOURCE\_1KHZ\_LPO  
LPTMR Driver, [571](#)
- LPTMR\_CLOCKSOURCE\_PCC  
LPTMR Driver, [571](#)
- LPTMR\_CLOCKSOURCE\_RTC  
LPTMR Driver, [571](#)
- LPTMR\_CLOCKSOURCE\_SIRCDIV2  
LPTMR Driver, [571](#)
- LPTMR\_COUNTER\_UNITS\_MICROSECONDS  
LPTMR Driver, [571](#)
- LPTMR\_COUNTER\_UNITS\_TICKS  
LPTMR Driver, [571](#)
- LPTMR\_DRV\_ClearCompareFlag  
LPTMR Driver, [572](#)
- LPTMR\_DRV\_Deinit  
LPTMR Driver, [573](#)
- LPTMR\_DRV\_GetCompareFlag  
LPTMR Driver, [573](#)
- LPTMR\_DRV\_GetCompareValueByCount  
LPTMR Driver, [573](#)
- LPTMR\_DRV\_GetCompareValueByUs  
LPTMR Driver, [573](#)
- LPTMR\_DRV\_GetConfig  
LPTMR Driver, [573](#)
- LPTMR\_DRV\_GetCounterValueByCount  
LPTMR Driver, [573](#)
- LPTMR\_DRV\_Init  
LPTMR Driver, [574](#)
- LPTMR\_DRV\_InitConfigStruct  
LPTMR Driver, [574](#)
- LPTMR\_DRV\_IsRunning  
LPTMR Driver, [574](#)
- LPTMR\_DRV\_SetCompareValueByCount  
LPTMR Driver, [574](#)
- LPTMR\_DRV\_SetCompareValueByUs  
LPTMR Driver, [575](#)
- LPTMR\_DRV\_SetConfig  
LPTMR Driver, [575](#)
- LPTMR\_DRV\_SetInterrupt  
LPTMR Driver, [575](#)
- LPTMR\_DRV\_SetPinConfiguration  
LPTMR Driver, [576](#)
- LPTMR\_DRV\_StartCounter  
LPTMR Driver, [576](#)
- LPTMR\_DRV\_StopCounter  
LPTMR Driver, [576](#)
- LPTMR\_PINPOLARITY\_FALLING  
LPTMR Driver, [571](#)
- LPTMR\_PINPOLARITY\_RISING  
LPTMR Driver, [571](#)
- LPTMR\_PINSELECT\_ALT1  
LPTMR Driver, [572](#)
- LPTMR\_PINSELECT\_ALT2  
LPTMR Driver, [572](#)
- LPTMR\_PINSELECT\_ALT3  
LPTMR Driver, [572](#)
- LPTMR\_PINSELECT\_TRGMUX  
LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_1024\_GLITCHFILTER\_512  
LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_128\_GLITCHFILTER\_64  
LPTMR Driver, [572](#)

- LPTMR\_PRESCALE\_16384\_GLITCHFILTER\_8192
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_16\_GLITCHFILTER\_8
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_2
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_2048\_GLITCHFILTER\_1024
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_256\_GLITCHFILTER\_128
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_32768\_GLITCHFILTER\_16384
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_32\_GLITCHFILTER\_16
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_4096\_GLITCHFILTER\_2048
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_4\_GLITCHFILTER\_2
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_512\_GLITCHFILTER\_256
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_64\_GLITCHFILTER\_32
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_65536\_GLITCHFILTER\_32768
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_8192\_GLITCHFILTER\_4096
  - LPTMR Driver, [572](#)
- LPTMR\_PRESCALE\_8\_GLITCHFILTER\_4
  - LPTMR Driver, [572](#)
- LPTMR\_WORKMODE\_PULSECOUNTER
  - LPTMR Driver, [572](#)
- LPTMR\_WORKMODE\_TIMER
  - LPTMR Driver, [572](#)
- LPUART Driver, [577](#)
  - LPUART\_10\_BITS\_PER\_CHAR, [583](#)
  - LPUART\_8\_BITS\_PER\_CHAR, [583](#)
  - LPUART\_9\_BITS\_PER\_CHAR, [583](#)
  - LPUART\_DRV\_AbortReceivingData, [583](#)
  - LPUART\_DRV\_AbortSendingData, [583](#)
  - LPUART\_DRV\_Deinit, [585](#)
  - LPUART\_DRV\_GetBaudRate, [585](#)
  - LPUART\_DRV\_GetReceiveStatus, [585](#)
  - LPUART\_DRV\_GetTransmitStatus, [585](#)
  - LPUART\_DRV\_Init, [587](#)
  - LPUART\_DRV\_InstallRxCallback, [587](#)
  - LPUART\_DRV\_InstallTxCallback, [588](#)
  - LPUART\_DRV\_ReceiveData, [588](#)
  - LPUART\_DRV\_ReceiveDataBlocking, [588](#)
  - LPUART\_DRV\_ReceiveDataPolling, [589](#)
  - LPUART\_DRV\_SendData, [589](#)
  - LPUART\_DRV\_SendDataBlocking, [589](#)
  - LPUART\_DRV\_SendDataPolling, [589](#)
  - LPUART\_DRV\_SetBaudRate, [591](#)
  - LPUART\_ONE\_STOP\_BIT, [583](#)
  - LPUART\_PARITY\_DISABLED, [583](#)
  - LPUART\_PARITY\_EVEN, [583](#)
  - LPUART\_PARITY\_ODD, [583](#)
  - LPUART\_TWO\_STOP\_BIT, [583](#)
  - LPUART\_USING\_DMA, [583](#)
- LPUART\_USING\_INTERRUPTS, [583](#)
  - lpuart\_bit\_count\_per\_char\_t, [582](#)
  - lpuart\_parity\_mode\_t, [583](#)
  - lpuart\_stop\_bit\_count\_t, [583](#)
  - lpuart\_transfer\_type\_t, [583](#)
- LPUART\_10\_BITS\_PER\_CHAR
  - LPUART Driver, [583](#)
- LPUART\_8\_BITS\_PER\_CHAR
  - LPUART Driver, [583](#)
- LPUART\_9\_BITS\_PER\_CHAR
  - LPUART Driver, [583](#)
- LPUART\_DRV\_AbortReceivingData
  - LPUART Driver, [583](#)
- LPUART\_DRV\_AbortSendingData
  - LPUART Driver, [583](#)
- LPUART\_DRV\_Deinit
  - LPUART Driver, [585](#)
- LPUART\_DRV\_GetBaudRate
  - LPUART Driver, [585](#)
- LPUART\_DRV\_GetReceiveStatus
  - LPUART Driver, [585](#)
- LPUART\_DRV\_GetTransmitStatus
  - LPUART Driver, [585](#)
- LPUART\_DRV\_Init
  - LPUART Driver, [587](#)
- LPUART\_DRV\_InstallRxCallback
  - LPUART Driver, [587](#)
- LPUART\_DRV\_InstallTxCallback
  - LPUART Driver, [588](#)
- LPUART\_DRV\_ReceiveData
  - LPUART Driver, [588](#)
- LPUART\_DRV\_ReceiveDataBlocking
  - LPUART Driver, [588](#)
- LPUART\_DRV\_ReceiveDataPolling
  - LPUART Driver, [589](#)
- LPUART\_DRV\_SendData
  - LPUART Driver, [589](#)
- LPUART\_DRV\_SendDataBlocking
  - LPUART Driver, [589](#)
- LPUART\_DRV\_SendDataPolling
  - LPUART Driver, [589](#)
- LPUART\_DRV\_SetBaudRate
  - LPUART Driver, [591](#)
- LPUART\_ONE\_STOP\_BIT
  - LPUART Driver, [583](#)
- LPUART\_PARITY\_DISABLED
  - LPUART Driver, [583](#)
- LPUART\_PARITY\_EVEN
  - LPUART Driver, [583](#)
- LPUART\_PARITY\_ODD
  - LPUART Driver, [583](#)
- LPUART\_TWO\_STOP\_BIT
  - LPUART Driver, [583](#)
- LPUART\_USING\_DMA
  - LPUART Driver, [583](#)
- LPUART\_USING\_INTERRUPTS
  - LPUART Driver, [583](#)
- language\_version

- lin\_protocol\_user\_config\_t, 613
- last\_RSID
  - lin\_tl\_descriptor\_t, 611
- last\_cfg\_result
  - lin\_tl\_descriptor\_t, 611
- last\_pid
  - lin\_protocol\_state\_t, 617
  - lin\_word\_status\_str\_t, 603
- ld\_assign\_NAD
  - Node configuration, 645
- ld\_assign\_NAD\_j2602
  - Node configuration, 650
- ld\_assign\_frame\_id
  - Node configuration, 650
- ld\_assign\_frame\_id\_range
  - Node configuration, 645
- ld\_check\_response
  - Node configuration, 647
- ld\_check\_response\_j2602
  - Node configuration, 651
- ld\_conditional\_change\_NAD
  - Node configuration, 647
- ld\_error\_code
  - lin\_tl\_descriptor\_t, 611
- ld\_get\_raw
  - Raw API, 706
- ld\_init
  - Initialization, 491
- ld\_is\_ready
  - Node configuration, 647
- ld\_is\_ready\_j2602
  - Node configuration, 651
- ld\_put\_raw
  - Raw API, 706
- ld\_queue\_status\_t
  - Low level API, 621
- ld\_raw\_rx\_status
  - Raw API, 706
- ld\_raw\_tx\_status
  - Raw API, 707
- ld\_read\_by\_id
  - Node identification, 652
- ld\_read\_by\_id\_callout
  - Low level API, 625
- ld\_read\_configuration
  - Node configuration, 648
- ld\_receive\_message
  - Cooked API, 252
- ld\_reconfig\_msg\_ID
  - Node configuration, 651
- ld\_return\_data
  - lin\_tl\_descriptor\_t, 611
- ld\_rx\_status
  - Cooked API, 252
- ld\_save\_configuration
  - Node configuration, 648
- ld\_send\_message
  - Cooked API, 253
- ld\_set\_configuration
  - Node configuration, 648
- ld\_tx\_status
  - Cooked API, 253
- length
  - edma\_scatter\_gather\_list\_t, 269
  - enet\_buffer\_t, 294
- lhc
  - sbc\_int\_config\_t, 776
- lin\_associate\_frame\_t, 606
  - associated\_uncond\_frame\_ptr, 606
  - coll\_resolv\_schd, 606
  - num\_of\_associated\_uncond\_frames, 607
- lin\_calc\_max\_header\_timeout\_cnt
  - Low level API, 625
- lin\_calc\_max\_res\_timeout\_cnt
  - Low level API, 625
- lin\_callback\_t
  - LIN Driver, 511
- lin\_collision\_resolve
  - LIN 2.1 Specific API, 500
- lin\_diag\_service\_callback
  - Common Transport Layer API, 231
- lin\_diagnostic\_class\_t
  - Low level API, 621
- lin\_diagnostic\_state\_t
  - Low level API, 622
- lin\_event\_id\_t
  - LIN Driver, 511
- lin\_frame\_response\_t
  - Low level API, 622
- lin\_frame\_t, 607
  - flag\_offset, 607
  - flag\_size, 607
  - frame\_data\_ptr, 607
  - frm\_len, 607
  - frm\_offset, 607
  - frm\_response, 607
  - frm\_type, 607
- lin\_frame\_type\_t
  - Low level API, 622
- lin\_last\_cfg\_result\_t
  - Low level API, 622
- lin\_llid\_deinit
  - Low level API, 625
- lin\_llid\_event\_id\_t
  - Low level API, 622
- lin\_llid\_get\_state
  - Low level API, 625
- lin\_llid\_ignore\_response
  - Low level API, 626
- lin\_llid\_init
  - Low level API, 626
- lin\_llid\_int\_disable
  - Low level API, 626
- lin\_llid\_int\_enable
  - Low level API, 626
- lin\_llid\_rx\_response

- Low level API, [627](#)
- lin\_ild\_set\_low\_power\_mode
  - Low level API, [627](#)
- lin\_ild\_set\_response
  - Low level API, [627](#)
- lin\_ild\_timeout\_service
  - Low level API, [627](#)
- lin\_ild\_tx\_header
  - Low level API, [628](#)
- lin\_ild\_tx\_wake\_up
  - Low level API, [628](#)
- lin\_make\_res\_evt\_frame
  - LIN 2.1 Specific API, [500](#)
- lin\_master\_data\_t, [614](#)
  - active\_schedule\_id, [615](#)
  - event\_trigger\_collision\_flg, [615](#)
  - flag\_offset, [615](#)
  - flag\_size, [615](#)
  - frm\_offset, [615](#)
  - frm\_size, [615](#)
  - master\_data\_buffer, [615](#)
  - previous\_schedule\_id, [615](#)
  - schedule\_start\_entry\_ptr, [615](#)
  - send\_functional\_request\_flg, [616](#)
  - send\_slave\_res\_flg, [616](#)
- lin\_message\_status\_t
  - Low level API, [623](#)
- lin\_message\_timeout\_type\_t
  - Low level API, [623](#)
- lin\_node\_attribute\_t, [604](#)
  - configured\_NAD\_ptr, [605](#)
  - fault\_state\_signal\_ptr, [605](#)
  - initial\_NAD, [605](#)
  - N\_As\_timeout, [605](#)
  - N\_Cr\_timeout, [605](#)
  - num\_frame\_have\_esignal, [605](#)
  - num\_of\_fault\_state\_signal, [605](#)
  - number\_support\_sid, [605](#)
  - P2\_min, [605](#)
  - product\_id, [605](#)
  - resp\_err\_frm\_id\_ptr, [605](#)
  - response\_error, [606](#)
  - response\_error\_bit\_offset\_ptr, [606](#)
  - response\_error\_byte\_offset\_ptr, [606](#)
  - ST\_min, [606](#)
  - serial\_number, [606](#)
  - service\_flags\_ptr, [606](#)
  - service\_supported\_ptr, [606](#)
- lin\_node\_state\_t
  - LIN Driver, [511](#)
- lin\_pid\_resp\_callback\_handler
  - Low level API, [628](#)
- lin\_process\_parity
  - Low level API, [629](#)
- lin\_product\_id\_t, [814](#)
  - function\_id, [814](#)
  - supplier\_id, [814](#)
  - variant, [814](#)
- lin\_protocol\_handle\_t
  - Low level API, [623](#)
- lin\_protocol\_state\_t, [616](#)
  - baud\_rate, [616](#)
  - current\_id, [616](#)
  - diagnostic\_mode, [616](#)
  - error\_in\_response, [616](#)
  - frame\_timeout\_cnt, [617](#)
  - go\_to\_sleep\_flg, [617](#)
  - idle\_timeout\_cnt, [617](#)
  - last\_pid, [617](#)
  - next\_transmit\_tick, [617](#)
  - num\_of\_processed\_frame, [617](#)
  - overrun\_flg, [617](#)
  - response\_buffer\_ptr, [617](#)
  - response\_length, [617](#)
  - save\_config\_flg, [617](#)
  - successful\_transfer, [617](#)
  - transmit\_error\_resp\_sig\_flg, [618](#)
  - word\_status, [618](#)
- lin\_protocol\_user\_config\_t, [612](#)
  - diagnostic\_class, [613](#)
  - frame\_start, [613](#)
  - frame\_tbl\_ptr, [613](#)
  - function, [613](#)
  - language\_version, [613](#)
  - lin\_user\_config\_ptr, [613](#)
  - list\_identifiers\_RAM\_ptr, [613](#)
  - list\_identifiers\_ROM\_ptr, [613](#)
  - master\_ifc\_handle, [613](#)
  - max\_idle\_timeout\_cnt, [614](#)
  - max\_message\_length, [614](#)
  - num\_of\_schedules, [614](#)
  - number\_of\_configurable\_frames, [614](#)
  - protocol\_version, [614](#)
  - schedule\_start, [614](#)
  - schedule\_tbl, [614](#)
  - slave\_ifc\_handle, [614](#)
  - tl\_rx\_queue\_data\_ptr, [614](#)
  - tl\_tx\_queue\_data\_ptr, [614](#)
- lin\_sch\_tbl\_type\_t
  - Low level API, [623](#)
- lin\_schedule\_data\_t, [608](#)
  - delay\_integer, [608](#)
  - frm\_id, [608](#)
  - tl\_queue\_data, [608](#)
- lin\_schedule\_t, [608](#)
  - num\_slots, [608](#)
  - ptr\_sch\_data\_ptr, [608](#)
  - sch\_tbl\_type, [608](#)
- lin\_serial\_number\_t, [604](#)
  - serial\_0, [604](#)
  - serial\_1, [604](#)
  - serial\_2, [604](#)
  - serial\_3, [604](#)
- lin\_service\_status\_t
  - Low level API, [624](#)
- lin\_state\_t, [508](#)

- baudrateEvalEnable, 508
- Callback, 508
- checkSum, 508
- cntByte, 509
- currentEventId, 509
- currentId, 509
- currentNodeState, 509
- currentPid, 509
- fallingEdgeInterruptCount, 509
- isBusBusy, 509
- isRxBlocking, 509
- isRxBusy, 509
- isTxBlocking, 509
- isTxBusy, 509
- linSourceClockFreq, 510
- rxBuff, 510
- rxCompleted, 510
- rxSize, 510
- timeoutCounter, 510
- timeoutCounterFlag, 510
- txBuff, 510
- txCompleted, 510
- txSize, 510
- lin\_timer\_get\_time\_interval\_t
  - LIN Driver, 511
- lin\_tl\_callback\_handler
  - Low level API, 629
- lin\_tl\_callback\_return\_t
  - Low level API, 624
- lin\_tl\_descriptor\_t, 609
  - check\_timeout, 610
  - check\_timeout\_type, 610
  - diag\_interleave\_state, 610
  - diag\_state, 610
  - FF\_pdu\_received, 610
  - frame\_counter, 610
  - interleave\_timeout\_counter, 611
  - last\_RSID, 611
  - last\_cfg\_result, 611
  - ld\_error\_code, 611
  - ld\_return\_data, 611
  - num\_of\_pdu, 611
  - product\_id\_ptr, 611
  - receive\_NAD\_ptr, 611
  - receive\_message\_length\_ptr, 611
  - receive\_message\_ptr, 611
  - rx\_msg\_size, 611
  - rx\_msg\_status, 612
  - service\_status, 612
  - slave\_resp\_cnt, 612
  - tl\_rx\_queue, 612
  - tl\_tx\_queue, 612
  - tx\_msg\_size, 612
  - tx\_msg\_status, 612
- lin\_tl\_event\_id\_t
  - Low level API, 624
- lin\_tl\_pdu\_data\_t
  - Low level API, 620
- lin\_tl\_queue\_t
  - Low level API, 621
- lin\_transport\_layer\_queue\_t, 609
  - queue\_current\_size, 609
  - queue\_header, 609
  - queue\_max\_size, 609
  - queue\_status, 609
  - queue\_tail, 609
  - tl\_pdu\_ptr, 609
- lin\_update\_err\_signal
  - LIN 2.1 Specific API, 501
- lin\_update\_rx\_evnt\_frame
  - LIN 2.1 Specific API, 501
- lin\_update\_word\_status\_lin21
  - LIN 2.1 Specific API, 501
- lin\_user\_config\_ptr
  - lin\_protocol\_user\_config\_t, 613
- lin\_user\_config\_t, 507
  - autobaudEnable, 507
  - baudRate, 507
  - nodeFunction, 507
  - timerGetTimeIntervalCallback, 508
- lin\_word\_status\_str\_t, 602
  - bus\_activity, 603
  - error\_in\_res, 603
  - event\_trigger\_collision\_flg, 603
  - go\_to\_sleep\_flg, 603
  - last\_pid, 603
  - overrun, 603
  - reserved, 603
  - save\_config\_flg, 603
  - successful\_transfer, 603
- linSourceClockFreq
  - lin\_state\_t, 510
- list\_identifiers\_RAM\_ptr
  - lin\_protocol\_user\_config\_t, 613
- list\_identifiers\_ROM\_ptr
  - lin\_protocol\_user\_config\_t, 613
- loadValueMode
  - pdb\_timer\_config\_t, 663
- Local Interconnect Network (LIN), 592
- lockMask
  - sbc\_int\_config\_t, 776
- lockRegisterLock
  - rtc\_register\_lock\_config\_t, 714
- lockTargetModuleReg
  - trgmux\_inout\_mapping\_config\_t, 753
- locked
  - scg\_firc\_config\_t, 822
  - scg\_sirc\_config\_t, 823
  - scg\_sosc\_config\_t, 825
  - scg\_spill\_config\_t, 826
- loopTransferConfig
  - edma\_transfer\_config\_t, 272
- Low level API, 599
  - CALLBACK\_HANDLER, 618
  - DIAG\_INTERLEAVE\_MODE, 621
  - DIAG\_NO\_RESPONSE, 621

DIAG\_NONE, 621  
DIAG\_NOT\_START, 621  
DIAG\_ONLY\_MODE, 621  
DIAG\_RESPONSE, 621  
diag\_interleaved\_state\_t, 621  
g\_lin\_flag\_handle\_tbl, 629  
g\_lin\_frame\_data\_buffer, 629  
g\_lin\_frame\_flag\_handle\_tbl, 629  
g\_lin\_hardware\_ifc, 629  
g\_lin\_master\_data\_array, 629  
g\_lin\_node\_attribute\_array, 629  
g\_lin\_protocol\_state\_array, 629  
g\_lin\_protocol\_user\_cfg\_array, 629  
g\_lin\_tl\_descriptor\_array, 629  
g\_lin\_virtual\_ifc, 629  
INTERLEAVE\_MAX\_TIMEOUT, 618  
l\_diagnostic\_mode\_t, 621  
LD\_CHECK\_N\_AS\_TIMEOUT, 623  
LD\_CHECK\_N\_CR\_TIMEOUT, 623  
LD\_COMPLETED, 623  
LD\_DATA\_AVAILABLE, 621  
LD\_DIAG\_IDLE, 622  
LD\_DIAG\_RX\_FUNCTIONAL, 622  
LD\_DIAG\_RX\_INTERLEAVED, 622  
LD\_DIAG\_RX\_PHY, 622  
LD\_DIAG\_TX\_FUNCTIONAL, 622  
LD\_DIAG\_TX\_INTERLEAVED, 622  
LD\_DIAG\_TX\_PHY, 622  
LD\_FAILED, 623  
LD\_ID\_NO\_RESPONSE, 618  
LD\_IN\_PROGRESS, 623  
LD\_N\_AS\_TIMEOUT, 623  
LD\_N\_CR\_TIMEOUT, 623  
LD\_NEGATIVE, 622  
LD\_NEGATIVE\_RESPONSE, 618  
LD\_NO\_CHECK\_TIMEOUT, 623  
LD\_NO\_DATA, 621  
LD\_NO\_MSG, 623  
LD\_NO\_RESPONSE, 622  
LD\_OVERWRITTEN, 622  
LD\_POSITIVE\_RESPONSE, 618  
LD\_QUEUE\_AVAILABLE, 621  
LD\_QUEUE\_EMPTY, 621  
LD\_QUEUE\_FULL, 621  
LD\_RECEIVE\_ERROR, 621  
LD\_REQUEST\_FINISHED, 624  
LD\_SERVICE\_BUSY, 624  
LD\_SERVICE\_ERROR, 624  
LD\_SERVICE\_IDLE, 624  
LD\_SUCCESS, 622  
LD\_TRANSFER\_ERROR, 621  
LD\_TRANSMIT\_ERROR, 621  
LD\_WRONG\_SN, 623  
LIN\_DIAGNOSTIC\_CLASS\_I, 621  
LIN\_DIAGNOSTIC\_CLASS\_II, 621  
LIN\_DIAGNOSTIC\_CLASS\_III, 622  
LIN\_FRM\_DIAG, 622  
LIN\_FRM\_EVNT, 622  
LIN\_FRM\_SPRDC, 622  
LIN\_FRM\_UNCD, 622  
LIN\_LLD\_BUS\_ACTIVITY\_TIMEOUT, 623  
LIN\_LLD\_CHECKSUM\_ERR, 623  
LIN\_LLD\_ERROR, 618  
LIN\_LLD\_FRAME\_ERR, 623  
LIN\_LLD\_NODATA\_TIMEOUT, 623  
LIN\_LLD\_OK, 618  
LIN\_LLD\_PID\_ERR, 623  
LIN\_LLD\_PID\_OK, 623  
LIN\_LLD\_READBACK\_ERR, 623  
LIN\_LLD\_RX\_COMPLETED, 623  
LIN\_LLD\_TX\_COMPLETED, 623  
LIN\_MASTER, 618  
LIN\_PROTOCOL\_21, 623  
LIN\_PROTOCOL\_J2602, 623  
LIN\_READ\_USR\_DEF\_MAX, 619  
LIN\_READ\_USR\_DEF\_MIN, 619  
LIN\_RES\_PUB, 622  
LIN\_RES\_SUB, 622  
LIN\_SCH\_TBL\_COLL\_RESOLV, 624  
LIN\_SCH\_TBL\_DIAG, 624  
LIN\_SCH\_TBL\_GO\_TO\_SLEEP, 624  
LIN\_SCH\_TBL\_NORM, 624  
LIN\_SCH\_TBL\_NULL, 624  
LIN\_SLAVE, 619  
LIN\_TL\_CALLBACK\_HANDLER, 619  
ld\_queue\_status\_t, 621  
ld\_read\_by\_id\_callout, 625  
lin\_calc\_max\_header\_timeout\_cnt, 625  
lin\_calc\_max\_res\_timeout\_cnt, 625  
lin\_diagnostic\_class\_t, 621  
lin\_diagnostic\_state\_t, 622  
lin\_frame\_response\_t, 622  
lin\_frame\_type\_t, 622  
lin\_last\_cfg\_result\_t, 622  
lin\_llid\_deinit, 625  
lin\_llid\_event\_id\_t, 622  
lin\_llid\_get\_state, 625  
lin\_llid\_ignore\_response, 626  
lin\_llid\_init, 626  
lin\_llid\_int\_disable, 626  
lin\_llid\_int\_enable, 626  
lin\_llid\_rx\_response, 627  
lin\_llid\_set\_low\_power\_mode, 627  
lin\_llid\_set\_response, 627  
lin\_llid\_timeout\_service, 627  
lin\_llid\_tx\_header, 628  
lin\_llid\_tx\_wake\_up, 628  
lin\_message\_status\_t, 623  
lin\_message\_timeout\_type\_t, 623  
lin\_pid\_resp\_callback\_handler, 628  
lin\_process\_parity, 629  
lin\_protocol\_handle\_t, 623  
lin\_sch\_tbl\_type\_t, 623  
lin\_service\_status\_t, 624  
lin\_tl\_callback\_handler, 629  
lin\_tl\_callback\_return\_t, 624

- lin\_tl\_event\_id\_t, 624
- lin\_tl\_pdu\_data\_t, 620
- lin\_tl\_queue\_t, 621
- PCI\_RES\_ASSIGN\_FRAME\_ID\_RANGE, 619
- PCI\_RES\_READ\_BY\_IDENTIFY, 619
- PCI\_RES\_SAVE\_CONFIGURATION, 619
- PCI\_SAVE\_CONFIGURATION, 619
- SERVICE\_FAULT\_MEMORY\_CLEAR, 619
- SERVICE\_ASSIGN\_FRAME\_ID, 619
- SERVICE\_ASSIGN\_FRAME\_ID\_RANGE, 619
- SERVICE\_ASSIGN\_NAD, 620
- SERVICE\_CONDITIONAL\_CHANGE\_NAD, 620
- SERVICE\_FAULT\_MEMORY\_READ, 620
- SERVICE\_IO\_CONTROL\_BY\_IDENTIFY, 620
- SERVICE\_READ\_BY\_IDENTIFY, 620
- SERVICE\_READ\_DATA\_BY\_IDENTIFY, 620
- SERVICE\_SAVE\_CONFIGURATION, 620
- SERVICE\_SESSION\_CONTROL, 620
- SERVICE\_WRITE\_DATA\_BY\_IDENTIFY, 620
- TL\_ACTION\_ID\_IGNORE, 624
- TL\_ACTION\_NONE, 624
- TL\_ERROR, 624
- TL\_HANDLER\_INTERLEAVE\_MODE, 624
- TL\_MAKE\_RES\_DATA, 624
- TL\_RECEIVE\_MESSAGE, 624
- TL\_RX\_COMPLETED, 624
- TL\_SLAVE\_GET\_ACTION, 624
- TL\_TIMEOUT\_SERVICE, 624
- TL\_TX\_COMPLETED, 624
- timerGetTimeIntervalCallbackArr, 629
- Low Power Inter-Integrated Circuit (LPI2C), 593
- Low Power Interrupt Timer (LPIT), 594
- Low Power Serial Peripheral Interface (LPSPI), 595
- Low Power Timer (LPTMR), 597
- Low Power Universal Asynchronous Receiver-<math>\leftrightarrow</math>  
Transmitter (LPUART), 598
- lpi2c\_baud\_rate\_params\_t, 526
  - baudRate, 526
- lpi2c\_master\_callback\_t
  - LPI2C Driver, 527
- lpi2c\_master\_event\_t
  - LPI2C Driver, 527
- lpi2c\_master\_state\_t, 526
- lpi2c\_master\_user\_config\_t, 524
  - baudRate, 524
  - callbackParam, 524
  - dmaChannel, 524
  - is10bitAddr, 525
  - masterCallback, 525
  - operatingMode, 525
  - slaveAddress, 525
  - transferType, 525
- lpi2c\_mode\_t
  - LPI2C Driver, 527
- lpi2c\_slave\_callback\_t
  - LPI2C Driver, 527
- lpi2c\_slave\_event\_t
  - LPI2C Driver, 528
- lpi2c\_slave\_state\_t, 527
- lpi2c\_slave\_user\_config\_t, 525
  - callbackParam, 525
  - dmaChannel, 525
  - is10bitAddr, 526
  - operatingMode, 526
  - slaveAddress, 526
  - slaveCallback, 526
  - slaveListening, 526
  - transferType, 526
- lpi2c\_transfer\_type\_t
  - LPI2C Driver, 528
- lpit\_module\_information\_t, 540
  - featureNumber, 540
  - majorVersionNumber, 540
  - minorVersionNumber, 540
  - numberOfExternalTriggerInputs, 541
  - numberOfTimerChannels, 541
- lpit\_period\_units\_t
  - LPIT Driver, 543
- lpit\_timer\_modes\_t
  - LPIT Driver, 543
- lpit\_trigger\_source\_t
  - LPIT Driver, 543
- lpit\_user\_channel\_config\_t, 541
  - chainChannel, 542
  - enableReloadOnTrigger, 542
  - enableStartOnTrigger, 542
  - enableStopOnInterrupt, 542
  - isInterruptEnabled, 542
  - period, 542
  - periodUnits, 542
  - timerMode, 542
  - triggerSelect, 542
  - triggerSource, 542
- lpit\_user\_config\_t, 541
  - enableRunInDebug, 541
  - enableRunInDoze, 541
- lpoClockConfig
  - pmc\_config\_t, 817
  - sim\_clock\_config\_t, 222
- lpspi\_clock\_phase\_t
  - LPSPI Driver, 558
- lpspi\_master\_config\_t, 552
  - bitcount, 552
  - bitsPerSec, 552
  - callback, 553
  - callbackParam, 553
  - clkPhase, 553
  - clkPolarity, 553
  - isPcsContinuous, 553
  - lpspiSrcClk, 553
  - lsbFirst, 553
  - pcsPolarity, 553
  - rxDMAChannel, 553
  - transferType, 553
  - txDMAChannel, 553
  - whichPcs, 554

- lpspi\_sck\_polarity\_t
  - LPSPI Driver, [558](#)
- lpspi\_signal\_polarity\_t
  - LPSPI Driver, [558](#)
- lpspi\_slave\_config\_t, [556](#)
  - bitcount, [557](#)
  - callback, [557](#)
  - callbackParam, [557](#)
  - clkPhase, [557](#)
  - clkPolarity, [557](#)
  - lsbFirst, [557](#)
  - pcsPolarity, [557](#)
  - rxDMAChannel, [557](#)
  - transferType, [557](#)
  - txDMAChannel, [557](#)
  - whichPcs, [557](#)
- lpspi\_state\_t, [554](#)
  - bitsPerFrame, [554](#)
  - bytesPerFrame, [554](#)
  - callback, [554](#)
  - callbackParam, [555](#)
  - fifoSize, [555](#)
  - isBlocking, [555](#)
  - isPcsContinuous, [555](#)
  - isTransferInProgress, [555](#)
  - lpspiSemaphore, [555](#)
  - lpspiSrcClk, [555](#)
  - lsb, [555](#)
  - rxBuff, [555](#)
  - rxCount, [555](#)
  - rxDMAChannel, [555](#)
  - rxFrameCnt, [556](#)
  - status, [556](#)
  - transferType, [556](#)
  - txBuff, [556](#)
  - txCount, [556](#)
  - txDMAChannel, [556](#)
  - txFrameCnt, [556](#)
- lpspi\_transfer\_type
  - LPSPI Driver, [558](#)
- lpspi\_which\_pcs\_t
  - LPSPI Driver, [558](#)
- lpspiIntace
  - drv\_config\_t, [813](#)
- lpspiSemaphore
  - lpspi\_state\_t, [555](#)
- lpspiSrcClk
  - lpspi\_master\_config\_t, [553](#)
  - lpspi\_state\_t, [555](#)
- lptmr\_clocksource\_t
  - LPTMR Driver, [571](#)
- lptmr\_config\_t, [569](#)
  - bypassPrescaler, [570](#)
  - clockSelect, [570](#)
  - compareValue, [570](#)
  - counterUnits, [570](#)
  - dmaRequest, [570](#)
  - freeRun, [570](#)
  - interruptEnable, [570](#)
  - pinPolarity, [570](#)
  - pinSelect, [570](#)
  - prescaler, [571](#)
  - workMode, [571](#)
- lptmr\_counter\_units\_t
  - LPTMR Driver, [571](#)
- lptmr\_pinpolarity\_t
  - LPTMR Driver, [571](#)
- lptmr\_pinselect\_t
  - LPTMR Driver, [571](#)
- lptmr\_prescaler\_t
  - LPTMR Driver, [572](#)
- lptmr\_workmode\_t
  - LPTMR Driver, [572](#)
- lpuart\_bit\_count\_per\_char\_t
  - LPUART Driver, [582](#)
- lpuart\_parity\_mode\_t
  - LPUART Driver, [583](#)
- lpuart\_state\_t, [579](#)
  - bitCountPerChar, [580](#)
  - isRxBlocking, [580](#)
  - isRxBusy, [580](#)
  - isTxBlocking, [580](#)
  - isTxBusy, [580](#)
  - receiveStatus, [580](#)
  - rxBuff, [580](#)
  - rxCallback, [580](#)
  - rxCallbackParam, [580](#)
  - rxComplete, [581](#)
  - rxSize, [581](#)
  - transferType, [581](#)
  - transmitStatus, [581](#)
  - txBuff, [581](#)
  - txCallback, [581](#)
  - txCallbackParam, [581](#)
  - txComplete, [581](#)
  - txSize, [581](#)
- lpuart\_stop\_bit\_count\_t
  - LPUART Driver, [583](#)
- lpuart\_transfer\_type\_t
  - LPUART Driver, [583](#)
- lpuart\_user\_config\_t, [581](#)
  - baudRate, [582](#)
  - bitCountPerChar, [582](#)
  - parityMode, [582](#)
  - rxDMAChannel, [582](#)
  - stopBitCount, [582](#)
  - transferType, [582](#)
  - txDMAChannel, [582](#)
- lsb
  - lpspi\_state\_t, [555](#)
- lsbFirst
  - lpspi\_master\_config\_t, [553](#)
  - lpspi\_slave\_config\_t, [557](#)
- MAKE\_PARITY
  - LIN Driver, [510](#)
- MASTER

- LIN Driver, [511](#)
- MAX\_PERIOD\_COUNT
  - LPIT Driver, [543](#)
- MAX\_PERIOD\_COUNT\_16\_BIT
  - LPIT Driver, [543](#)
- MAX\_PERIOD\_COUNT\_IN\_DUAL\_16BIT\_MODE
  - LPIT Driver, [543](#)
- MINS\_IN\_A\_HOUR
  - Real Time Clock Driver, [714](#)
- MPU Driver, [631](#)
  - MPU\_DATA\_ACCESS\_IN\_SUPERVISOR\_MODE, [640](#)
  - MPU\_DATA\_ACCESS\_IN\_USER\_MODE, [640](#)
  - MPU\_DRV\_Deinit, [641](#)
  - MPU\_DRV\_EnableRegion, [641](#)
  - MPU\_DRV\_GetDefaultRegionConfig, [641](#)
  - MPU\_DRV\_GetDetailErrorAccessInfo, [641](#)
  - MPU\_DRV\_Init, [641](#)
  - MPU\_DRV\_SetMasterAccessRights, [642](#)
  - MPU\_DRV\_SetRegionAddr, [642](#)
  - MPU\_DRV\_SetRegionConfig, [642](#)
  - MPU\_ERR\_TYPE\_READ, [640](#)
  - MPU\_ERR\_TYPE\_WRITE, [640](#)
  - MPU\_INSTRUCTION\_ACCESS\_IN\_SUPERVISOR\_MODE, [640](#)
  - MPU\_INSTRUCTION\_ACCESS\_IN\_USER\_MODE, [640](#)
  - MPU\_NONE, [640](#)
  - MPU\_R, [640](#)
  - MPU\_RW, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_NONE, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_R, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_RW, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_RWX, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_RX, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_W, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_WX, [640](#)
  - MPU\_SUPERVISOR\_RW\_USER\_X, [640](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_NONE, [639](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_R, [639](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_RW, [639](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_RWX, [639](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_RX, [639](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_W, [639](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_WX, [639](#)
  - MPU\_SUPERVISOR\_RWX\_USER\_X, [639](#)
  - MPU\_SUPERVISOR\_RX\_USER\_NONE, [639](#)
  - MPU\_SUPERVISOR\_RX\_USER\_R, [640](#)
  - MPU\_SUPERVISOR\_RX\_USER\_RW, [640](#)
  - MPU\_SUPERVISOR\_RX\_USER\_RWX, [640](#)
  - MPU\_SUPERVISOR\_RX\_USER\_RX, [640](#)
  - MPU\_SUPERVISOR\_RX\_USER\_W, [640](#)
  - MPU\_SUPERVISOR\_RX\_USER\_WX, [640](#)
  - MPU\_SUPERVISOR\_RX\_USER\_X, [640](#)
  - MPU\_SUPERVISOR\_USER\_NONE, [640](#)
  - MPU\_SUPERVISOR\_USER\_R, [640](#)
  - MPU\_SUPERVISOR\_USER\_RW, [640](#)
  - MPU\_SUPERVISOR\_USER\_RWX, [640](#)
  - MPU\_SUPERVISOR\_USER\_RX, [640](#)
  - MPU\_SUPERVISOR\_USER\_W, [640](#)
  - MPU\_SUPERVISOR\_USER\_WX, [640](#)
  - MPU\_SUPERVISOR\_USER\_X, [640](#)

- MPU Driver, [640](#)
- MPU\_SUPERVISOR\_RWX\_USER\_NONE
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RWX\_USER\_R
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RWX\_USER\_RW
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RWX\_USER\_RWX
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RWX\_USER\_RX
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RWX\_USER\_W
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RWX\_USER\_WX
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RWX\_USER\_X
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RX\_USER\_NONE
  - MPU Driver, [639](#)
- MPU\_SUPERVISOR\_RX\_USER\_R
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_RX\_USER\_RW
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_RX\_USER\_RWX
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_RX\_USER\_RX
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_RX\_USER\_W
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_RX\_USER\_WX
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_RX\_USER\_X
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_NONE
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_R
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_RW
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_RWX
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_RX
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_W
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_WX
  - MPU Driver, [640](#)
- MPU\_SUPERVISOR\_USER\_X
  - MPU Driver, [640](#)
- MPU\_W
  - MPU Driver, [640](#)
- mac
  - csec\_state\_t, [194](#)
- macLen
  - csec\_state\_t, [194](#)
- macWritten
  - csec\_state\_t, [194](#)
- mainChannelPolarity
  - ftm\_combined\_ch\_param\_t, [374](#)
- mainS
  - sbc\_status\_group\_t, [784](#)
- majorLoopChnLinkEnable
  - edma\_loop\_transfer\_config\_t, [270](#)
- majorLoopChnLinkNumber
  - edma\_loop\_transfer\_config\_t, [270](#)
- majorLoopIterationCount
  - edma\_loop\_transfer\_config\_t, [270](#)
- majorNumber
  - rcm\_version\_info\_t, [689](#)
  - smc\_version\_info\_t, [688](#)
- majorVersionNumber
  - lpit\_module\_information\_t, [540](#)
- mask
  - sbc\_can\_conf\_t, [775](#)
- MaskMode
  - sai\_user\_config\_t, [732](#)
- maskRegSync
  - ftm\_pwm\_sync\_t, [328](#)
- master
  - mpu\_access\_err\_info\_t, [636](#)
- master\_data\_buffer
  - lin\_master\_data\_t, [615](#)
- master\_ifc\_handle
  - lin\_protocol\_user\_config\_t, [613](#)
- masterAccRight
  - mpu\_user\_config\_t, [637](#)
- masterCallback
  - lpi2c\_master\_user\_config\_t, [525](#)
- MasterClkSrc
  - sai\_user\_config\_t, [732](#)
- masterNum
  - mpu\_master\_access\_right\_t, [636](#)
- masters
  - qspi\_ahb\_config\_t, [698](#)
- max\_idle\_timeout\_cnt
  - lin\_protocol\_user\_config\_t, [614](#)
- max\_message\_length
  - lin\_protocol\_user\_config\_t, [614](#)
- max\_num\_mb
  - flexcan\_user\_config\_t, [423](#)
- maxCountValue
  - ftm\_output\_cmp\_param\_t, [368](#)
- maxFrameLen
  - enet\_config\_t, [295](#)
- maxLoadingPoint
  - ftm\_pwm\_sync\_t, [328](#)
- maxVal
  - ftm\_quad\_decode\_config\_t, [380](#)
- mb\_message
  - flexcan\_mb\_handle\_t, [419](#)
- mbSema
  - flexcan\_mb\_handle\_t, [419](#)
- mbs
  - FlexCANState, [420](#)
- mcmeConfig
  - clock\_manager\_user\_config\_t, [210](#)

- measurementResults
  - ftm\_state\_t, 327
- measurementType
  - ftm\_input\_ch\_param\_t, 360
- memSize
  - qspi\_user\_config\_t, 697
- Memory Protection Unit (MPU), 644
- miiDuplex
  - enet\_config\_t, 295
- miiMode
  - enet\_config\_t, 296
- miiSpeed
  - enet\_config\_t, 296
- minLoadingPoint
  - ftm\_pwm\_sync\_t, 328
- minorByteTransferCount
  - edma\_transfer\_config\_t, 272
- minorLoopChnLinkEnable
  - edma\_loop\_transfer\_config\_t, 270
- minorLoopChnLinkNumber
  - edma\_loop\_transfer\_config\_t, 270
- minorLoopOffset
  - edma\_loop\_transfer\_config\_t, 270
- minorNumber
  - rcm\_version\_info\_t, 689
  - smc\_version\_info\_t, 688
- minorVersionNumber
  - lpit\_module\_information\_t, 540
- minutes
  - rtc\_timedate\_t, 710
- misoPin
  - flexio\_spi\_master\_user\_config\_t, 465
  - flexio\_spi\_slave\_user\_config\_t, 466
- mode
  - cmp\_comparator\_t, 238
  - ftm\_output\_cmp\_param\_t, 368
  - ftm\_pwm\_param\_t, 375
  - ftm\_quad\_decode\_config\_t, 380
  - ftm\_timer\_param\_t, 364
  - sbc\_int\_config\_t, 776
- modeControl
  - sbc\_wtdog\_ctr\_t, 769
- modes
  - firc\_config\_t, 813
  - sirc\_config\_t, 827
  - sosc\_config\_t, 828
  - spll\_config\_t, 828
- monitorMode
  - scg\_sosc\_config\_t, 825
  - scg\_spill\_config\_t, 826
- month
  - rtc\_timedate\_t, 710
- mosiPin
  - flexio\_spi\_master\_user\_config\_t, 465
  - flexio\_spi\_slave\_user\_config\_t, 466
- mpu\_access\_err\_info\_t, 635
  - accessCtr, 636
  - accessType, 636
  - addr, 636
  - attributes, 636
  - master, 636
- mpu\_access\_rights\_t
  - MPU Driver, 637
- mpu\_err\_access\_type\_t
  - MPU Driver, 640
- mpu\_err\_attributes\_t
  - MPU Driver, 640
- mpu\_master\_access\_right\_t, 636
  - accessRight, 636
  - masterNum, 636
- mpu\_user\_config\_t, 636
  - endAddr, 637
  - masterAccRight, 637
  - startAddr, 637
- MsbFirst
  - sai\_user\_config\_t, 732
- msg\_id\_type
  - flexcan\_data\_info\_t, 421
- msgId
  - flexcan\_msgbuff\_t, 418
- msgLen
  - csec\_state\_t, 194
- mult
  - scg\_spill\_config\_t, 826
  - spill\_config\_t, 828
- multiplier
  - periph\_clk\_config\_t, 816
- mux
  - cmp\_module\_t, 241
  - pin\_settings\_config\_t, 671
- MuxMode
  - sai\_user\_config\_t, 732
- N\_As\_timeout
  - lin\_node\_attribute\_t, 605
- N\_Cr\_timeout
  - lin\_node\_attribute\_t, 605
- NEGATIVE
  - Common Transport Layer API, 230
- nMaxCountValue
  - ftm\_input\_param\_t, 361
- nNumChannels
  - ftm\_input\_param\_t, 361
- nNumCombinedPwmChannels
  - ftm\_pwm\_param\_t, 375
- nNumIndependentPwmChannels
  - ftm\_pwm\_param\_t, 375
- nNumOutputChannels
  - ftm\_output\_cmp\_param\_t, 368
- NULL\_CALLBACK
  - Flash Memory (Flash), 393
- NUMBER\_OF\_TCLK\_INPUTS
  - Clock\_manager\_s32k1xx, 223
- negativeInputMux
  - cmp\_anmux\_t, 238
- negativePortMux
  - cmp\_anmux\_t, 239

- next\_transmit\_tick
  - lin\_protocol\_state\_t, 617
- nms
  - sbc\_main\_status\_t, 778
- Node configuration, 645, 650
  - ld\_assign\_NAD, 645
  - ld\_assign\_NAD\_j2602, 650
  - ld\_assign\_frame\_id, 650
  - ld\_assign\_frame\_id\_range, 645
  - ld\_check\_response, 647
  - ld\_check\_response\_j2602, 651
  - ld\_conditional\_change\_NAD, 647
  - ld\_is\_ready, 647
  - ld\_is\_ready\_j2602, 651
  - ld\_read\_configuration, 648
  - ld\_reconfig\_msg\_ID, 651
  - ld\_save\_configuration, 648
  - ld\_set\_configuration, 648
- Node identification, 652
  - ld\_read\_by\_id, 652
- nodeFunction
  - lin\_user\_config\_t, 507
- nominalPeriod
  - sbc\_wtdog\_ctr\_t, 769
- nonSupervisorAccessEnable
  - rtc\_init\_config\_t, 711
- notHaltOnError
  - edma\_user\_config\_t, 267
- Notification, 653
- notifyType
  - clock\_notify\_struct\_t, 211
  - power\_manager\_notify\_struct\_t, 679
- num\_frame\_have\_esignal
  - lin\_node\_attribute\_t, 605
- num\_id\_filters
  - flexcan\_user\_config\_t, 423
- num\_of\_associated\_uncond\_frames
  - lin\_associate\_frame\_t, 607
- num\_of\_fault\_state\_signal
  - lin\_node\_attribute\_t, 605
- num\_of\_pdu
  - lin\_tl\_descriptor\_t, 611
- num\_of\_processed\_frame
  - lin\_protocol\_state\_t, 617
- num\_of\_schedules
  - lin\_protocol\_user\_config\_t, 614
- num\_slots
  - lin\_schedule\_t, 608
- numInOutMappingConfigs
  - trgmux\_user\_config\_t, 754
- numOfRecordReqMaintain
  - Flash Memory (Flash), 401
- number\_of\_configurable\_frames
  - lin\_protocol\_user\_config\_t, 614
- number\_support\_sid
  - lin\_node\_attribute\_t, 605
- numberOfExternalTriggerInputs
  - lpit\_module\_information\_t, 541
- numberOfRepeats
  - rtc\_alarm\_config\_t, 712
- numberOfTimerChannels
  - lpit\_module\_information\_t, 541
- nvmps
  - sbc\_mtpnv\_stat\_t, 784
- OS Interface (OSIF), 654
  - OSIF\_GetMilliseconds, 655
  - OSIF\_MutexCreate, 655
  - OSIF\_MutexDestroy, 655
  - OSIF\_MutexLock, 655
  - OSIF\_MutexUnlock, 656
  - OSIF\_SemaCreate, 656
  - OSIF\_SemaDestroy, 656
  - OSIF\_SemaPost, 656
  - OSIF\_SemaWait, 658
  - OSIF\_TimeDelay, 658
  - OSIF\_WAIT\_FOREVER, 655
- OSIF\_GetMilliseconds
  - OS Interface (OSIF), 655
- OSIF\_MutexCreate
  - OS Interface (OSIF), 655
- OSIF\_MutexDestroy
  - OS Interface (OSIF), 655
- OSIF\_MutexLock
  - OS Interface (OSIF), 655
- OSIF\_MutexUnlock
  - OS Interface (OSIF), 656
- OSIF\_SemaCreate
  - OS Interface (OSIF), 656
- OSIF\_SemaDestroy
  - OS Interface (OSIF), 656
- OSIF\_SemaPost
  - OS Interface (OSIF), 656
- OSIF\_SemaWait
  - OS Interface (OSIF), 658
- OSIF\_TimeDelay
  - OS Interface (OSIF), 658
- OSIF\_WAIT\_FOREVER
  - OS Interface (OSIF), 655
- OVERRUN
  - Common Core API., 226
- offsetLevel
  - cmp\_comparator\_t, 238
- opMode
  - wdog\_user\_config\_t, 807
- operatingMode
  - lpi2c\_master\_user\_config\_t, 525
  - lpi2c\_slave\_user\_config\_t, 526
- otw
  - sbc\_sys\_evnt\_stat\_t, 781
- otws
  - sbc\_main\_status\_t, 778
- outRegSync
  - ftm\_pwm\_sync\_t, 328
- outputBuff
  - csec\_state\_t, 194
- outputChannelConfig

- ftm\_output\_cmp\_param\_t, [368](#)
- outputDriverStrength
  - flash\_mx25l6433f\_user\_config\_t, [404](#)
- outputInterruptTrigger
  - cmp\_comparator\_t, [238](#)
- outputSelect
  - cmp\_comparator\_t, [238](#)
- overflowDirection
  - ftm\_quad\_decoder\_state\_t, [381](#)
- overflowFlag
  - ftm\_quad\_decoder\_state\_t, [381](#)
- overflowIntEnable
  - rtc\_interrupt\_config\_t, [713](#)
- overrun
  - lin\_word\_status\_str\_t, [603](#)
- overrun\_flg
  - lin\_protocol\_state\_t, [617](#)
- owte
  - sbc\_sys\_evnt\_t, [772](#)
- P2\_min
  - lin\_node\_attribute\_t, [605](#)
- PCI\_RES\_ASSIGN\_FRAME\_ID\_RANGE
  - Low level API, [619](#)
- PCI\_RES\_READ\_BY\_IDENTIFY
  - Low level API, [619](#)
- PCI\_RES\_SAVE\_CONFIGURATION
  - Low level API, [619](#)
- PCI\_SAVE\_CONFIGURATION
  - Low level API, [619](#)
- PDB Driver, [659](#)
  - PDB\_CLK\_PREDIV\_BY\_1, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_128, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_16, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_2, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_32, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_4, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_64, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_8, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_1, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_10, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_20, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_40, [664](#)
  - PDB\_DRV\_ClearAdcPreTriggerFlags, [665](#)
  - PDB\_DRV\_ClearAdcPreTriggerSeqErrFlags, [665](#)
  - PDB\_DRV\_ClearTimerIntFlag, [666](#)
  - PDB\_DRV\_ConfigAdcPreTrigger, [666](#)
  - PDB\_DRV\_Deinit, [666](#)
  - PDB\_DRV\_GetAdcPreTriggerFlags, [666](#)
  - PDB\_DRV\_GetAdcPreTriggerSeqErrFlags, [666](#)
  - PDB\_DRV\_GetTimerIntFlag, [667](#)
  - PDB\_DRV\_GetTimerValue, [667](#)
  - PDB\_DRV\_Init, [667](#)
  - PDB\_DRV\_LoadValuesCmd, [668](#)
  - PDB\_DRV\_SetAdcPreTriggerDelayValue, [668](#)
  - PDB\_DRV\_SetCmpPulseOutDelayForHigh, [668](#)
  - PDB\_DRV\_SetCmpPulseOutDelayForLow, [668](#)
  - PDB\_DRV\_SetCmpPulseOutEnable, [668](#)
  - PDB\_DRV\_SetTimerModulusValue, [669](#)
  - PDB\_DRV\_SetValueForTimerInterrupt, [669](#)
  - PDB\_DRV\_SoftTriggerCmd, [669](#)
  - PDB\_LOAD\_VAL\_AT\_MODULO\_COUNTER, [664](#)
  - PDB\_LOAD\_VAL\_AT\_MODULO\_COUNTER\_O↔R\_NEXT\_TRIGGER, [664](#)
  - PDB\_LOAD\_VAL\_AT\_NEXT\_TRIGGER, [664](#)
  - PDB\_LOAD\_VAL\_IMMEDIATELY, [664](#)
  - PDB\_SOFTWARE\_TRIGGER, [665](#)
  - PDB\_TRIGGER\_0, [665](#)
  - PDB\_TRIGGER\_1, [665](#)
  - PDB\_TRIGGER\_10, [665](#)
  - PDB\_TRIGGER\_11, [665](#)
  - PDB\_TRIGGER\_12, [665](#)
  - PDB\_TRIGGER\_13, [665](#)
  - PDB\_TRIGGER\_14, [665](#)
  - PDB\_TRIGGER\_2, [665](#)
  - PDB\_TRIGGER\_3, [665](#)
  - PDB\_TRIGGER\_4, [665](#)
  - PDB\_TRIGGER\_5, [665](#)
  - PDB\_TRIGGER\_6, [665](#)
  - PDB\_TRIGGER\_7, [665](#)
  - PDB\_TRIGGER\_8, [665](#)
  - PDB\_TRIGGER\_9, [665](#)
  - pdb\_clk\_prescaler\_div\_t, [664](#)
  - pdb\_clk\_prescaler\_mult\_factor\_t, [664](#)
  - pdb\_load\_value\_mode\_t, [664](#)
  - pdb\_trigger\_src\_t, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_1
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_128
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_16
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_2
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_32
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_4
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_64
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREDIV\_BY\_8
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_1
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_10
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_20
    - PDB Driver, [664](#)
  - PDB\_CLK\_PREMULT\_FACT\_AS\_40
    - PDB Driver, [664](#)
  - PDB\_DRV\_ClearAdcPreTriggerFlags
    - PDB Driver, [665](#)
  - PDB\_DRV\_ClearAdcPreTriggerSeqErrFlags
    - PDB Driver, [665](#)
  - PDB\_DRV\_ClearTimerIntFlag
    - PDB Driver, [666](#)
  - PDB\_DRV\_ConfigAdcPreTrigger

- PDB Driver, [666](#)
- PDB\_DRV\_Deinit
  - PDB Driver, [666](#)
- PDB\_DRV\_GetAdcPreTriggerFlags
  - PDB Driver, [666](#)
- PDB\_DRV\_GetAdcPreTriggerSeqErrFlags
  - PDB Driver, [666](#)
- PDB\_DRV\_GetTimerIntFlag
  - PDB Driver, [667](#)
- PDB\_DRV\_GetTimerValue
  - PDB Driver, [667](#)
- PDB\_DRV\_Init
  - PDB Driver, [667](#)
- PDB\_DRV\_LoadValuesCmd
  - PDB Driver, [668](#)
- PDB\_DRV\_SetAdcPreTriggerDelayValue
  - PDB Driver, [668](#)
- PDB\_DRV\_SetCmpPulseOutDelayForHigh
  - PDB Driver, [668](#)
- PDB\_DRV\_SetCmpPulseOutDelayForLow
  - PDB Driver, [668](#)
- PDB\_DRV\_SetCmpPulseOutEnable
  - PDB Driver, [668](#)
- PDB\_DRV\_SetTimerModulusValue
  - PDB Driver, [669](#)
- PDB\_DRV\_SetValueForTimerInterrupt
  - PDB Driver, [669](#)
- PDB\_DRV\_SoftTriggerCmd
  - PDB Driver, [669](#)
- PDB\_LOAD\_VAL\_AT\_MODULO\_COUNTER
  - PDB Driver, [664](#)
- PDB\_LOAD\_VAL\_AT\_MODULO\_COUNTER\_OR\_N↔EXT\_TRIGGER
  - PDB Driver, [664](#)
- PDB\_LOAD\_VAL\_AT\_NEXT\_TRIGGER
  - PDB Driver, [664](#)
- PDB\_LOAD\_VAL\_IMMEDIATELY
  - PDB Driver, [664](#)
- PDB\_SOFTWARE\_TRIGGER
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_0
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_1
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_10
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_11
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_12
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_13
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_14
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_2
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_3
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_4
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_5
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_6
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_7
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_8
  - PDB Driver, [665](#)
- PDB\_TRIGGER\_9
  - PDB Driver, [665](#)
- PFlashBase
  - Flash Memory (Flash), [401](#)
- PFlashSize
  - Flash Memory (Flash), [401](#), [402](#)
- PINS\_Driver, [670](#)
  - GPIO\_INPUT\_DIRECTION, [671](#)
  - GPIO\_OUTPUT\_DIRECTION, [671](#)
  - GPIO\_UNSPECIFIED\_DIRECTION, [671](#)
  - PINS\_DRV\_ClearPins, [671](#)
  - PINS\_DRV\_GetPinsOutput, [672](#)
  - PINS\_DRV\_Init, [672](#)
  - PINS\_DRV\_ReadPins, [672](#)
  - PINS\_DRV\_SetPins, [673](#)
  - PINS\_DRV\_TogglePins, [673](#)
  - PINS\_DRV\_WritePin, [673](#)
  - PINS\_DRV\_WritePins, [674](#)
  - pins\_level\_type\_t, [671](#)
  - port\_data\_direction\_t, [671](#)
- PINS\_DRV\_ClearPins
  - PINS Driver, [671](#)
- PINS\_DRV\_GetPinsOutput
  - PINS Driver, [672](#)
- PINS\_DRV\_Init
  - PINS Driver, [672](#)
- PINS\_DRV\_ReadPins
  - PINS Driver, [672](#)
- PINS\_DRV\_SetPins
  - PINS Driver, [673](#)
- PINS\_DRV\_TogglePins
  - PINS Driver, [673](#)
- PINS\_DRV\_WritePin
  - PINS Driver, [673](#)
- PINS\_DRV\_WritePins
  - PINS Driver, [674](#)
- PMC\_INT\_LOW\_VOLT\_DETECT
  - Power\_s32k1xx, [689](#)
- PMC\_INT\_LOW\_VOLT\_WARN
  - Power\_s32k1xx, [689](#)
- POSITIVE
  - Common Transport Layer API, [230](#)
- POWER\_MANAGER\_CALLBACK\_AFTER
  - Power Manager, [681](#)
- POWER\_MANAGER\_CALLBACK\_BEFORE
  - Power Manager, [681](#)
- POWER\_MANAGER\_CALLBACK\_BEFORE\_AFTER
  - Power Manager, [681](#)

POWER\_MANAGER\_MAX  
     Power\_s32k1xx, [690](#)  
 POWER\_MANAGER\_NOTIFY\_AFTER  
     Power Manager, [682](#)  
 POWER\_MANAGER\_NOTIFY\_BEFORE  
     Power Manager, [681](#)  
 POWER\_MANAGER\_NOTIFY\_RECOVER  
     Power Manager, [681](#)  
 POWER\_MANAGER\_POLICY\_AGREEMENT  
     Power Manager, [682](#)  
 POWER\_MANAGER\_POLICY\_FORCIBLE  
     Power Manager, [682](#)  
 POWER\_MANAGER\_RUN  
     Power\_s32k1xx, [689](#)  
 POWER\_MANAGER\_STOP  
     Power\_s32k1xx, [689](#)  
 POWER\_MANAGER\_VLPR  
     Power\_s32k1xx, [689](#)  
 POWER\_MANAGER\_VLPS  
     Power\_s32k1xx, [690](#)  
 POWER\_SYS\_Deinit  
     Power Manager, [682](#)  
 POWER\_SYS\_DoDeinit  
     Power\_s32k1xx, [692](#)  
 POWER\_SYS\_DoInit  
     Power\_s32k1xx, [692](#)  
 POWER\_SYS\_DoSetMode  
     Power\_s32k1xx, [692](#)  
 POWER\_SYS\_GetCurrentMode  
     Power Manager, [682](#)  
 POWER\_SYS\_GetErrorCallback  
     Power Manager, [682](#)  
 POWER\_SYS\_GetErrorCallbackIndex  
     Power Manager, [682](#)  
 POWER\_SYS\_GetLastMode  
     Power Manager, [683](#)  
 POWER\_SYS\_GetLastModeConfig  
     Power Manager, [683](#)  
 POWER\_SYS\_Init  
     Power Manager, [683](#)  
 POWER\_SYS\_SetMode  
     Power Manager, [684](#)  
 parameter  
     edma\_chn\_state\_t, [268](#)  
 parityMode  
     lpuart\_user\_config\_t, [582](#)  
 partSize  
     csec\_state\_t, [194](#)  
 payload  
     flexcan\_user\_config\_t, [423](#)  
 pcc\_config\_t, [815](#)  
     count, [815](#)  
     peripheralClocks, [815](#)  
 pcsPolarity  
     lpspi\_master\_config\_t, [553](#)  
     lpspi\_slave\_config\_t, [557](#)  
 pdb\_adc\_pretrigger\_config\_t, [663](#)  
     adcPreTriggerIdx, [663](#)  
     preTriggerBackToBackEnable, [663](#)  
     preTriggerEnable, [663](#)  
     preTriggerOutputEnable, [664](#)  
 pdb\_clk\_prescaler\_div\_t  
     PDB Driver, [664](#)  
 pdb\_clk\_prescaler\_mult\_factor\_t  
     PDB Driver, [664](#)  
 pdb\_load\_value\_mode\_t  
     PDB Driver, [664](#)  
 pdb\_timer\_config\_t, [662](#)  
     clkPreDiv, [662](#)  
     clkPreMultFactor, [662](#)  
     continuousModeEnable, [662](#)  
     dmaEnable, [663](#)  
     intEnable, [663](#)  
     loadValueMode, [663](#)  
     seqErrIntEnable, [663](#)  
     triggerInput, [663](#)  
 pdb\_trigger\_src\_t  
     PDB Driver, [664](#)  
 pdc  
     sbc\_regulator\_t, [771](#)  
 period  
     lpit\_user\_channel\_config\_t, [542](#)  
 periodUnits  
     lpit\_user\_channel\_config\_t, [542](#)  
 periph\_clk\_config\_t, [815](#)  
     divider, [816](#)  
     multiplier, [816](#)  
     source, [816](#)  
 Peripheral access layer for S32K144, [675](#)  
 peripheral\_clock\_config\_t, [816](#)  
     clkGate, [816](#)  
     clkSrc, [816](#)  
     clockName, [816](#)  
     divider, [816](#)  
     frac, [817](#)  
 peripheralClocks  
     pcc\_config\_t, [815](#)  
 peripheralFeaturesList  
     Clock\_manager\_s32k1xx, [225](#)  
 phaseAConfig  
     ftm\_quad\_decode\_config\_t, [380](#)  
 phaseBConfig  
     ftm\_quad\_decode\_config\_t, [380](#)  
 phaseFilterVal  
     ftm\_phase\_params\_t, [379](#)  
 phaseInputFilter  
     ftm\_phase\_params\_t, [379](#)  
 phasePolarity  
     ftm\_phase\_params\_t, [379](#)  
 phaseSeg1  
     flexcan\_time\_segment\_t, [422](#)  
 phaseSeg2  
     flexcan\_time\_segment\_t, [422](#)  
 pin\_settings\_config\_t, [670](#)  
     direction, [671](#)  
     gpioBase, [671](#)

- mux, [671](#)
  - pinPortIdx, [671](#)
- pinPolarity
  - lptmr\_config\_t, [570](#)
- pinPortIdx
  - pin\_settings\_config\_t, [671](#)
- pinSelect
  - lptmr\_config\_t, [570](#)
- pinState
  - cmp\_comparator\_t, [238](#)
- Pins Driver (PINS), [676](#)
- pins\_level\_type\_t
  - PINS Driver, [671](#)
- platGateConfig
  - sim\_clock\_config\_t, [222](#)
- pmc\_config\_t, [817](#)
  - lpoClockConfig, [817](#)
- pmc\_int\_select\_t
  - Power\_s32k1xx, [689](#)
- pmc\_lpo\_clock\_config\_t, [817](#)
  - enable, [818](#)
  - initialize, [818](#)
  - trimValue, [818](#)
- pncok
  - sbc\_can\_ctr\_t, [773](#)
- pndm
  - sbc\_frame\_t, [774](#)
- pnfde
  - sbc\_trans\_evnt\_stat\_t, [782](#)
- po
  - sbc\_sys\_evnt\_stat\_t, [781](#)
- polarity
  - ftm\_independent\_ch\_param\_t, [373](#)
- policy
  - clock\_notify\_struct\_t, [211](#)
  - power\_manager\_notify\_struct\_t, [679](#)
- port\_data\_direction\_t
  - PINS Driver, [671](#)
- positiveInputMux
  - cmp\_anmux\_t, [239](#)
- positivePortMux
  - cmp\_anmux\_t, [239](#)
- Power Manager, [677](#)
  - POWER\_MANAGER\_CALLBACK\_AFTER, [681](#)
  - POWER\_MANAGER\_CALLBACK\_BEFORE, [681](#)
  - POWER\_MANAGER\_CALLBACK\_BEFORE\_AFTER, [681](#)
  - POWER\_MANAGER\_NOTIFY\_AFTER, [682](#)
  - POWER\_MANAGER\_NOTIFY\_BEFORE, [681](#)
  - POWER\_MANAGER\_NOTIFY\_RECOVER, [681](#)
  - POWER\_MANAGER\_POLICY\_AGREEMENT, [682](#)
  - POWER\_MANAGER\_POLICY\_FORCIBLE, [682](#)
  - POWER\_SYS\_Deinit, [682](#)
  - POWER\_SYS\_GetCurrentMode, [682](#)
  - POWER\_SYS\_GetErrorCallback, [682](#)
  - POWER\_SYS\_GetErrorCallbackIndex, [682](#)
  - POWER\_SYS\_GetLastMode, [683](#)
  - POWER\_SYS\_GetLastModeConfig, [683](#)
  - POWER\_SYS\_Init, [683](#)
  - POWER\_SYS\_SetMode, [684](#)
  - power\_manager\_callback\_data\_t, [680](#)
  - power\_manager\_callback\_t, [680](#)
  - power\_manager\_callback\_type\_t, [681](#)
  - power\_manager\_notify\_t, [681](#)
  - power\_manager\_policy\_t, [682](#)
  - Power Manager Driver, [685](#)
  - power\_manager\_callback\_data\_t
    - Power Manager, [680](#)
  - power\_manager\_callback\_t
    - Power Manager, [680](#)
  - power\_manager\_callback\_type\_t
    - Power Manager, [681](#)
  - power\_manager\_callback\_user\_config\_t, [679](#)
    - callbackData, [679](#)
    - callbackFunction, [679](#)
    - callbackType, [679](#)
  - power\_manager\_modes\_t
    - Power\_s32k1xx, [689](#)
  - power\_manager\_notify\_struct\_t, [678](#)
    - notifyType, [679](#)
    - policy, [679](#)
    - targetPowerConfigIndex, [679](#)
    - targetPowerConfigPtr, [679](#)
  - power\_manager\_notify\_t
    - Power Manager, [681](#)
  - power\_manager\_policy\_t
    - Power Manager, [682](#)
  - power\_manager\_state\_t, [679](#)
    - configs, [680](#)
    - configsNumber, [680](#)
    - currentConfig, [680](#)
    - errorCallbackIndex, [680](#)
    - staticCallbacks, [680](#)
    - staticCallbacksNumber, [680](#)
  - power\_manager\_user\_config\_t, [687](#)
    - powerMode, [687](#)
    - sleepOnExitOption, [687](#)
    - sleepOnExitValue, [687](#)
  - power\_mode\_stat\_t
    - Power\_s32k1xx, [690](#)
  - power\_modes\_protect\_t
    - Power\_s32k1xx, [690](#)
  - Power\_s32k1xx, [686](#)
    - ALLOW\_HSRUN, [690](#)
    - ALLOW\_MAX, [690](#)
    - ALLOW\_VLP, [690](#)
    - PMC\_INT\_LOW\_VOLT\_DETECT, [689](#)
    - PMC\_INT\_LOW\_VOLT\_WARN, [689](#)
    - POWER\_MANAGER\_MAX, [690](#)
    - POWER\_MANAGER\_RUN, [689](#)
    - POWER\_MANAGER\_STOP, [689](#)
    - POWER\_MANAGER\_VLPR, [689](#)
    - POWER\_MANAGER\_VLPS, [690](#)
    - POWER\_SYS\_DoDeinit, [692](#)
    - POWER\_SYS\_DoInnit, [692](#)

- POWER\_SYS\_DoSetMode, [692](#)
- pmc\_int\_select\_t, [689](#)
- power\_manager\_modes\_t, [689](#)
- power\_mode\_stat\_t, [690](#)
- power\_modes\_protect\_t, [690](#)
- RCM\_10LPO\_CYCLES\_DELAY, [690](#)
- RCM\_130LPO\_CYCLES\_DELAY, [690](#)
- RCM\_34LPO\_CYCLES\_DELAY, [690](#)
- RCM\_514LPO\_CYCLES\_DELAY, [690](#)
- RCM\_CORE1, [691](#)
- RCM\_CORE\_LOCKUP, [691](#)
- RCM\_EXTERNAL\_PIN, [691](#)
- RCM\_FILTER\_BUS\_CLK, [690](#)
- RCM\_FILTER\_DISABLED, [690](#)
- RCM\_FILTER\_LPO\_CLK, [690](#)
- RCM\_FILTER\_RESERVED, [690](#)
- RCM\_LOSS\_OF\_CLK, [691](#)
- RCM\_LOSS\_OF\_LOCK, [691](#)
- RCM\_LOW\_VOLT\_DETECT, [691](#)
- RCM\_POWER\_ON, [691](#)
- RCM\_SJTAG, [691](#)
- RCM\_SMDM\_AP, [691](#)
- RCM\_SOFTWARE, [691](#)
- RCM\_SRC\_NAME\_MAX, [691](#)
- RCM\_STOP\_MODE\_ACK\_ERR, [691](#)
- RCM\_TAMPERR, [691](#)
- RCM\_WAKEUP, [691](#)
- RCM\_WATCH\_DOG, [691](#)
- rcm\_filter\_run\_wait\_modes\_t, [690](#)
- rcm\_reset\_delay\_time\_t, [690](#)
- rcm\_source\_names\_t, [690](#)
- SMC\_HSRUN, [691](#)
- SMC\_RESERVED\_RUN, [691](#)
- SMC\_RESERVED\_STOP1, [691](#)
- SMC\_RUN, [691](#)
- SMC\_STOP, [691](#)
- SMC\_STOP1, [692](#)
- SMC\_STOP2, [692](#)
- SMC\_STOP\_RESERVED, [692](#)
- SMC\_VLPR, [691](#)
- SMC\_VLPS, [691](#)
- STAT\_HSRUN, [690](#)
- STAT\_INVALID, [690](#)
- STAT\_RUN, [690](#)
- STAT\_STOP, [690](#)
- STAT\_VLPR, [690](#)
- STAT\_VLPS, [690](#)
- STAT\_VLPW, [690](#)
- smc\_run\_mode\_t, [691](#)
- smc\_stop\_mode\_t, [691](#)
- smc\_stop\_option\_t, [691](#)
- powerMode
  - cmp\_comparator\_t, [238](#)
  - power\_manager\_user\_config\_t, [687](#)
- powerModeName
  - smc\_power\_mode\_config\_t, [688](#)
- preDivider
  - flexcan\_time\_segment\_t, [422](#)
- preTriggerBackToBackEnable
  - pdb\_adc\_pretrigger\_config\_t, [663](#)
- preTriggerEnable
  - pdb\_adc\_pretrigger\_config\_t, [663](#)
- preTriggerOutputEnable
  - pdb\_adc\_pretrigger\_config\_t, [664](#)
- prediv
  - scg\_spill\_config\_t, [826](#)
  - spill\_config\_t, [828](#)
- prescaler
  - ewm\_init\_config\_t, [313](#)
  - lptmr\_config\_t, [571](#)
- prescalerEnable
  - wdog\_user\_config\_t, [807](#)
- pretriggerSel
  - adc\_converter\_config\_t, [167](#)
- previous\_schedule\_id
  - lin\_master\_data\_t, [615](#)
- priority
  - edma\_channel\_config\_t, [268](#)
- product\_id
  - lin\_node\_attribute\_t, [605](#)
- product\_id\_ptr
  - lin\_tl\_descriptor\_t, [611](#)
- programedState
  - cmp\_trigger\_mode\_t, [240](#)
- Programmable Delay Block (PDB), [693](#)
- propSeg
  - flexcan\_time\_segment\_t, [422](#)
- protocol\_version
  - lin\_protocol\_user\_config\_t, [614](#)
- ptr\_sch\_data\_ptr
  - lin\_schedule\_t, [608](#)
- pwmCombinedChannelConfig
  - ftm\_pwm\_param\_t, [376](#)
- pwmFaultInterrupt
  - ftm\_pwm\_fault\_param\_t, [373](#)
- pwmIndependentChannelConfig
  - ftm\_pwm\_param\_t, [376](#)
- pwmOutputStateOnFault
  - ftm\_pwm\_fault\_param\_t, [373](#)
- QSPI\_AHB\_BUFFERS
  - Qspi\_drv, [698](#)
- QSPI\_CLK\_SRC\_FIRC\_DIV1
  - Qspi\_drv, [699](#)
- QSPI\_CLK\_SRC\_PLL\_DIV1
  - Qspi\_drv, [699](#)
- QSPI\_DATE\_RATE\_DDR
  - Qspi\_drv, [699](#)
- QSPI\_DATE\_RATE\_SDR
  - Qspi\_drv, [699](#)
- QSPI\_DRV\_AhbSetup
  - Qspi\_drv, [701](#)
- QSPI\_DRV\_ClearAHBSeqPointer
  - Qspi\_drv, [702](#)
- QSPI\_DRV\_ClearIpSeqPointer
  - Qspi\_drv, [702](#)
- QSPI\_DRV\_Deinit

- Qspi\_drv, [702](#)
- QSPI\_DRV\_GetDefaultConfig
  - Qspi\_drv, [702](#)
- QSPI\_DRV\_Init
  - Qspi\_drv, [702](#)
- QSPI\_DRV\_IpCommand
  - Qspi\_drv, [703](#)
- QSPI\_DRV\_IpErase
  - Qspi\_drv, [703](#)
- QSPI\_DRV\_IpGetStatus
  - Qspi\_drv, [703](#)
- QSPI\_DRV\_IpRead
  - Qspi\_drv, [703](#)
- QSPI\_DRV\_IpWrite
  - Qspi\_drv, [704](#)
- QSPI\_DRV\_LockLut
  - Qspi\_drv, [704](#)
- QSPI\_DRV\_SetAhbSeqId
  - Qspi\_drv, [705](#)
- QSPI\_DRV\_SetLut
  - Qspi\_drv, [705](#)
- QSPI\_DRV\_UnlockLut
  - Qspi\_drv, [705](#)
- QSPI\_END\_32BIT\_BE
  - Qspi\_drv, [699](#)
- QSPI\_END\_32BIT\_LE
  - Qspi\_drv, [699](#)
- QSPI\_END\_64BIT\_BE
  - Qspi\_drv, [699](#)
- QSPI\_END\_64BIT\_LE
  - Qspi\_drv, [699](#)
- QSPI\_FLASH\_SIDE\_A
  - Qspi\_drv, [700](#)
- QSPI\_FLASH\_SIDE\_B
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_ADDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_ADDR\_DDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_CADDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_CADDR\_DDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_CMD
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_CMD\_DDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_DUMMY
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_JMP\_ON\_CS
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_MODE
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_MODE2
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_MODE2\_DDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_MODE4
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_MODE4\_DDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_READ
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_READ\_DDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_STOP
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_WRITE
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_CMD\_WRITE\_DDR
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_LOCK\_KEY
  - Qspi\_drv, [699](#)
- QSPI\_LUT\_PADS\_1
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_PADS\_2
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_PADS\_4
  - Qspi\_drv, [700](#)
- QSPI\_LUT\_PADS\_8
  - Qspi\_drv, [700](#)
- QSPI\_READ\_MODE\_EXTERNAL\_DQS
  - Qspi\_drv, [701](#)
- QSPI\_READ\_MODE\_INTERNAL\_DQS
  - Qspi\_drv, [701](#)
- QSPI\_READ\_MODE\_INTERNAL\_SAMPLING
  - Qspi\_drv, [701](#)
- QSPI\_SAMPLE\_DELAY\_1
  - Qspi\_drv, [701](#)
- QSPI\_SAMPLE\_DELAY\_2
  - Qspi\_drv, [701](#)
- QSPI\_SAMPLE\_PHASE\_INVERTED
  - Qspi\_drv, [701](#)
- QSPI\_SAMPLE\_PHASE\_NON\_INVERTED
  - Qspi\_drv, [701](#)
- QSPI\_TRANSFER\_TYPE\_ASYNC\_DMA
  - Qspi\_drv, [701](#)
- QSPI\_TRANSFER\_TYPE\_ASYNC\_INT
  - Qspi\_drv, [701](#)
- QSPI\_TRANSFER\_TYPE\_SYNC
  - Qspi\_drv, [701](#)
- qspi\_ahb\_config\_t, [698](#)
  - allMasters, [698](#)
  - highPriority, [698](#)
  - masters, [698](#)
  - sizes, [698](#)
- qspi\_callback\_t
  - Qspi\_drv, [699](#)
- qspi\_clock\_src\_t
  - Qspi\_drv, [699](#)
- qspi\_date\_rate\_t
  - Qspi\_drv, [699](#)
- Qspi\_drv, [694](#)
  - g\_qspiBase, [705](#)

- QSPI\_AHB\_BUFFERS, 698
- QSPI\_CLK\_SRC\_FIRC\_DIV1, 699
- QSPI\_CLK\_SRC\_PLL\_DIV1, 699
- QSPI\_DATE\_RATE\_DDR, 699
- QSPI\_DATE\_RATE\_SDR, 699
- QSPI\_DRV\_AhbSetup, 701
- QSPI\_DRV\_ClearAHBSeqPointer, 702
- QSPI\_DRV\_ClearIpSeqPointer, 702
- QSPI\_DRV\_Deinit, 702
- QSPI\_DRV\_GetDefaultConfig, 702
- QSPI\_DRV\_Init, 702
- QSPI\_DRV\_IpCommand, 703
- QSPI\_DRV\_IpErase, 703
- QSPI\_DRV\_IpGetStatus, 703
- QSPI\_DRV\_IpRead, 703
- QSPI\_DRV\_IpWrite, 704
- QSPI\_DRV\_LockLut, 704
- QSPI\_DRV\_SetAhbSeqId, 705
- QSPI\_DRV\_SetLut, 705
- QSPI\_DRV\_UnlockLut, 705
- QSPI\_END\_32BIT\_BE, 699
- QSPI\_END\_32BIT\_LE, 699
- QSPI\_END\_64BIT\_BE, 699
- QSPI\_END\_64BIT\_LE, 699
- QSPI\_FLASH\_SIDE\_A, 700
- QSPI\_FLASH\_SIDE\_B, 700
- QSPI\_LUT\_CMD\_ADDR, 700
- QSPI\_LUT\_CMD\_ADDR\_DDR, 700
- QSPI\_LUT\_CMD\_CADDR, 700
- QSPI\_LUT\_CMD\_CADDR\_DDR, 700
- QSPI\_LUT\_CMD\_CMD, 700
- QSPI\_LUT\_CMD\_CMD\_DDR, 700
- QSPI\_LUT\_CMD\_DUMMY, 700
- QSPI\_LUT\_CMD\_JMP\_ON\_CS, 700
- QSPI\_LUT\_CMD\_MODE, 700
- QSPI\_LUT\_CMD\_MODE2, 700
- QSPI\_LUT\_CMD\_MODE2\_DDR, 700
- QSPI\_LUT\_CMD\_MODE4, 700
- QSPI\_LUT\_CMD\_MODE4\_DDR, 700
- QSPI\_LUT\_CMD\_MODE\_DDR, 700
- QSPI\_LUT\_CMD\_READ, 700
- QSPI\_LUT\_CMD\_READ\_DDR, 700
- QSPI\_LUT\_CMD\_STOP, 700
- QSPI\_LUT\_CMD\_WRITE, 700
- QSPI\_LUT\_CMD\_WRITE\_DDR, 700
- QSPI\_LUT\_LOCK\_KEY, 699
- QSPI\_LUT\_PADS\_1, 700
- QSPI\_LUT\_PADS\_2, 700
- QSPI\_LUT\_PADS\_4, 700
- QSPI\_LUT\_PADS\_8, 700
- QSPI\_READ\_MODE\_EXTERNAL\_DQS, 701
- QSPI\_READ\_MODE\_INTERNAL\_DQS, 701
- QSPI\_READ\_MODE\_INTERNAL\_SAMPLING, 701
- QSPI\_SAMPLE\_DELAY\_1, 701
- QSPI\_SAMPLE\_DELAY\_2, 701
- QSPI\_SAMPLE\_PHASE\_INVERTED, 701
- QSPI\_SAMPLE\_PHASE\_NON\_INVERTED, 701
- QSPI\_TRANSFER\_TYPE\_ASYNC\_DMA, 701
- QSPI\_TRANSFER\_TYPE\_ASYNC\_INT, 701
- QSPI\_TRANSFER\_TYPE\_SYNC, 701
- qspi\_callback\_t, 699
- qspi\_clock\_src\_t, 699
- qspi\_date\_rate\_t, 699
- qspi\_endianness\_t, 699
- qspi\_flash\_side\_t, 699
- qspi\_lut\_commands\_t, 700
- qspi\_lut\_pads\_t, 700
- qspi\_read\_mode\_t, 700
- qspi\_sample\_delay\_t, 701
- qspi\_sample\_phase\_t, 701
- qspi\_transfer\_type\_t, 701
- qspi\_endianness\_t
  - Qspi\_drv, 699
- qspi\_flash\_side\_t
  - Qspi\_drv, 699
- qspi\_lut\_commands\_t
  - Qspi\_drv, 700
- qspi\_lut\_pads\_t
  - Qspi\_drv, 700
- qspi\_read\_mode\_t
  - Qspi\_drv, 700
- qspi\_sample\_delay\_t
  - Qspi\_drv, 701
- qspi\_sample\_phase\_t
  - Qspi\_drv, 701
- qspi\_state\_t, 698
- qspi\_transfer\_type\_t
  - Qspi\_drv, 701
- qspi\_user\_config\_t, 696
  - callback, 696
  - callbackParam, 696
  - clock\_src, 696
  - clockPhase, 696
  - columnAddr, 696
  - csHoldTime, 696
  - csSetupTime, 697
  - dataRate, 697
  - dmaChannel, 697
  - dmaSupport, 697
  - endianness, 697
  - io2IdleValue, 697
  - io3IdleValue, 697
  - memSize, 697
  - readMode, 697
  - sampleDelay, 697
  - side, 697
  - wordAddressable, 698
- qspiRefClkGating
  - sim\_clock\_config\_t, 222
- queue\_current\_size
  - lin\_transport\_layer\_queue\_t, 609
- queue\_header
  - lin\_transport\_layer\_queue\_t, 609
- queue\_max\_size
  - lin\_transport\_layer\_queue\_t, 609

- queue\_status
  - lin\_transport\_layer\_queue\_t, [609](#)
- queue\_tail
  - lin\_transport\_layer\_queue\_t, [609](#)
- RCM\_10LPO\_CYCLES\_DELAY
  - Power\_s32k1xx, [690](#)
- RCM\_130LPO\_CYCLES\_DELAY
  - Power\_s32k1xx, [690](#)
- RCM\_34LPO\_CYCLES\_DELAY
  - Power\_s32k1xx, [690](#)
- RCM\_514LPO\_CYCLES\_DELAY
  - Power\_s32k1xx, [690](#)
- RCM\_CORE1
  - Power\_s32k1xx, [691](#)
- RCM\_CORE\_LOCKUP
  - Power\_s32k1xx, [691](#)
- RCM\_EXTERNAL\_PIN
  - Power\_s32k1xx, [691](#)
- RCM\_FILTER\_BUS\_CLK
  - Power\_s32k1xx, [690](#)
- RCM\_FILTER\_DISABLED
  - Power\_s32k1xx, [690](#)
- RCM\_FILTER\_LPO\_CLK
  - Power\_s32k1xx, [690](#)
- RCM\_FILTER\_RESERVED
  - Power\_s32k1xx, [690](#)
- RCM\_LOSS\_OF\_CLK
  - Power\_s32k1xx, [691](#)
- RCM\_LOSS\_OF\_LOCK
  - Power\_s32k1xx, [691](#)
- RCM\_LOW\_VOLT\_DETECT
  - Power\_s32k1xx, [691](#)
- RCM\_POWER\_ON
  - Power\_s32k1xx, [691](#)
- RCM\_SJTAG
  - Power\_s32k1xx, [691](#)
- RCM\_SMDM\_AP
  - Power\_s32k1xx, [691](#)
- RCM\_SOFTWARE
  - Power\_s32k1xx, [691](#)
- RCM\_SRC\_NAME\_MAX
  - Power\_s32k1xx, [691](#)
- RCM\_STOP\_MODE\_ACK\_ERR
  - Power\_s32k1xx, [691](#)
- RCM\_TAMPERR
  - Power\_s32k1xx, [691](#)
- RCM\_WAKEUP
  - Power\_s32k1xx, [691](#)
- RCM\_WATCH\_DOG
  - Power\_s32k1xx, [691](#)
- RECEIVING
  - Common Transport Layer API, [230](#)
- RES\_NEGATIVE
  - Common Transport Layer API, [230](#)
- RES\_POSITIVE
  - Common Transport Layer API, [230](#)
- RESUME\_WAIT\_CNT
  - Flash Memory (Flash), [393](#)
- rJumpwidth
  - flexcan\_time\_segment\_t, [422](#)
- RTC\_CLK\_SRC\_LPO\_1KHZ
  - Real Time Clock Driver, [715](#)
- RTC\_CLK\_SRC\_OSC\_32KHZ
  - Real Time Clock Driver, [715](#)
- RTC\_CLKOUT\_DISABLED
  - Real Time Clock Driver, [715](#)
- RTC\_CLKOUT\_SRC\_32KHZ
  - Real Time Clock Driver, [715](#)
- RTC\_CLKOUT\_SRC\_TSIC
  - Real Time Clock Driver, [715](#)
- RTC\_CTRL\_REG\_LOCK
  - Real Time Clock Driver, [715](#)
- RTC\_DRV\_ConfigureAlarm
  - Real Time Clock Driver, [716](#)
- RTC\_DRV\_ConfigureFaultInt
  - Real Time Clock Driver, [716](#)
- RTC\_DRV\_ConfigureRegisterLock
  - Real Time Clock Driver, [716](#)
- RTC\_DRV\_ConfigureSecondsInt
  - Real Time Clock Driver, [717](#)
- RTC\_DRV\_ConfigureTimeCompensation
  - Real Time Clock Driver, [717](#)
- RTC\_DRV\_ConvertSecondsToTimeDate
  - Real Time Clock Driver, [717](#)
- RTC\_DRV\_ConvertTimeDateToSeconds
  - Real Time Clock Driver, [717](#)
- RTC\_DRV\_Deinit
  - Real Time Clock Driver, [718](#)
- RTC\_DRV\_GetAlarmConfig
  - Real Time Clock Driver, [718](#)
- RTC\_DRV\_GetCurrentTimeDate
  - Real Time Clock Driver, [718](#)
- RTC\_DRV\_GetDefaultConfig
  - Real Time Clock Driver, [718](#)
- RTC\_DRV\_GetNextAlarmTime
  - Real Time Clock Driver, [719](#)
- RTC\_DRV\_GetRegisterLock
  - Real Time Clock Driver, [719](#)
- RTC\_DRV\_GetTimeCompensation
  - Real Time Clock Driver, [719](#)
- RTC\_DRV\_IRQHandler
  - Real Time Clock Driver, [720](#)
- RTC\_DRV\_Init
  - Real Time Clock Driver, [719](#)
- RTC\_DRV\_IsAlarmPending
  - Real Time Clock Driver, [720](#)
- RTC\_DRV\_IsTimeDateCorrectFormat
  - Real Time Clock Driver, [720](#)
- RTC\_DRV\_IsYearLeap
  - Real Time Clock Driver, [720](#)
- RTC\_DRV\_SecondsIRQHandler
  - Real Time Clock Driver, [721](#)
- RTC\_DRV\_SetTimeDate
  - Real Time Clock Driver, [721](#)
- RTC\_DRV\_StartCounter
  - Real Time Clock Driver, [721](#)

- RTC\_DRV\_StopCounter
  - Real Time Clock Driver, [721](#)
- RTC\_INT\_128HZ
  - Real Time Clock Driver, [716](#)
- RTC\_INT\_16HZ
  - Real Time Clock Driver, [716](#)
- RTC\_INT\_1HZ
  - Real Time Clock Driver, [715](#)
- RTC\_INT\_2HZ
  - Real Time Clock Driver, [715](#)
- RTC\_INT\_32HZ
  - Real Time Clock Driver, [716](#)
- RTC\_INT\_4HZ
  - Real Time Clock Driver, [715](#)
- RTC\_INT\_64HZ
  - Real Time Clock Driver, [716](#)
- RTC\_INT\_8HZ
  - Real Time Clock Driver, [716](#)
- RTC\_LOCK\_REG\_LOCK
  - Real Time Clock Driver, [715](#)
- RTC\_STATUS\_REG\_LOCK
  - Real Time Clock Driver, [715](#)
- RTC\_TCL\_REG\_LOCK
  - Real Time Clock Driver, [715](#)
- range
  - firc\_config\_t, [813](#)
  - scg\_firc\_config\_t, [822](#)
  - scg\_sirc\_config\_t, [823](#)
  - scg\_sosc\_config\_t, [825](#)
  - sirc\_config\_t, [827](#)
  - sosc\_config\_t, [828](#)
- Raw API, [706](#)
  - ld\_get\_raw, [706](#)
  - ld\_put\_raw, [706](#)
  - ld\_raw\_rx\_status, [706](#)
  - ld\_raw\_tx\_status, [707](#)
- rccrConfig
  - scg\_clock\_mode\_config\_t, [819](#)
- rcm\_filter\_run\_wait\_modes\_t
  - Power\_s32k1xx, [690](#)
- rcm\_reset\_delay\_time\_t
  - Power\_s32k1xx, [690](#)
- rcm\_source\_names\_t
  - Power\_s32k1xx, [690](#)
- rcm\_version\_info\_t, [688](#)
  - featureNumber, [688](#)
  - majorNumber, [689](#)
  - minorNumber, [689](#)
- readMode
  - qspi\_user\_config\_t, [697](#)
- Real Time Clock Driver, [708](#)
  - DAYS\_IN\_A\_LEAP\_YEAR, [714](#)
  - DAYS\_IN\_A\_YEAR, [714](#)
  - HOURS\_IN\_A\_DAY, [714](#)
  - MINS\_IN\_A\_HOUR, [714](#)
  - RTC\_CLK\_SRC\_LPO\_1KHZ, [715](#)
  - RTC\_CLK\_SRC\_OSC\_32KHZ, [715](#)
  - RTC\_CLKOUT\_DISABLED, [715](#)
  - RTC\_CLKOUT\_SRC\_32KHZ, [715](#)
  - RTC\_CLKOUT\_SRC\_TSIC, [715](#)
  - RTC\_CTRL\_REG\_LOCK, [715](#)
  - RTC\_DRV\_ConfigureAlarm, [716](#)
  - RTC\_DRV\_ConfigureFaultInt, [716](#)
  - RTC\_DRV\_ConfigureRegisterLock, [716](#)
  - RTC\_DRV\_ConfigureSecondsInt, [717](#)
  - RTC\_DRV\_ConfigureTimeCompensation, [717](#)
  - RTC\_DRV\_ConvertSecondsToTimeDate, [717](#)
  - RTC\_DRV\_ConvertTimeDateToSeconds, [717](#)
  - RTC\_DRV\_Deinit, [718](#)
  - RTC\_DRV\_GetAlarmConfig, [718](#)
  - RTC\_DRV\_GetCurrentTimeDate, [718](#)
  - RTC\_DRV\_GetDefaultConfig, [718](#)
  - RTC\_DRV\_GetNextAlarmTime, [719](#)
  - RTC\_DRV\_GetRegisterLock, [719](#)
  - RTC\_DRV\_GetTimeCompensation, [719](#)
  - RTC\_DRV\_IRQHandler, [720](#)
  - RTC\_DRV\_Init, [719](#)
  - RTC\_DRV\_IsAlarmPending, [720](#)
  - RTC\_DRV\_IsTimeDateCorrectFormat, [720](#)
  - RTC\_DRV\_IsYearLeap, [720](#)
  - RTC\_DRV\_SecondsIRQHandler, [721](#)
  - RTC\_DRV\_SetTimeDate, [721](#)
  - RTC\_DRV\_StartCounter, [721](#)
  - RTC\_DRV\_StopCounter, [721](#)
  - RTC\_INT\_128HZ, [716](#)
  - RTC\_INT\_16HZ, [716](#)
  - RTC\_INT\_1HZ, [715](#)
  - RTC\_INT\_2HZ, [715](#)
  - RTC\_INT\_32HZ, [716](#)
  - RTC\_INT\_4HZ, [715](#)
  - RTC\_INT\_64HZ, [716](#)
  - RTC\_INT\_8HZ, [716](#)
  - RTC\_LOCK\_REG\_LOCK, [715](#)
  - RTC\_STATUS\_REG\_LOCK, [715](#)
  - RTC\_TCL\_REG\_LOCK, [715](#)
  - rtc\_clk\_out\_config\_t, [715](#)
  - rtc\_clk\_select\_t, [715](#)
  - rtc\_lock\_register\_select\_t, [715](#)
  - rtc\_second\_int\_cfg\_t, [715](#)
  - SECONDS\_IN\_A\_DAY, [714](#)
  - SECONDS\_IN\_A\_HOUR, [714](#)
  - SECONDS\_IN\_A\_MIN, [714](#)
  - YEAR\_RANGE\_END, [715](#)
  - YEAR\_RANGE\_START, [715](#)
- Real Time Clock Driver (RTC), [723](#)
- receive\_NAD\_ptr
  - lin\_tl\_descriptor\_t, [611](#)
- receive\_message\_length\_ptr
  - lin\_tl\_descriptor\_t, [611](#)
- receive\_message\_ptr
  - lin\_tl\_descriptor\_t, [611](#)
- receiveStatus
  - lpuart\_state\_t, [580](#)
- ref
  - sosc\_config\_t, [828](#)
- regulator

- firc\_config\_t, [814](#)
- sbc\_regulator\_ctr\_t, [775](#)
- scg\_firc\_config\_t, [822](#)
- regulatorCtr
  - sbc\_int\_config\_t, [776](#)
- repeatForever
  - rtc\_alarm\_config\_t, [712](#)
- repetitionInterval
  - rtc\_alarm\_config\_t, [712](#)
- reserved
  - lin\_word\_status\_str\_t, [603](#)
- resolution
  - adc\_converter\_config\_t, [167](#)
- resp\_err\_frm\_id\_ptr
  - lin\_node\_attribute\_t, [605](#)
- response\_buffer\_ptr
  - lin\_protocol\_state\_t, [617](#)
- response\_error
  - lin\_node\_attribute\_t, [606](#)
- response\_error\_bit\_offset\_ptr
  - lin\_node\_attribute\_t, [606](#)
- response\_error\_byte\_offset\_ptr
  - lin\_node\_attribute\_t, [606](#)
- response\_length
  - lin\_protocol\_state\_t, [617](#)
- rlc
  - sbc\_start\_up\_t, [770](#)
- roundRobinChannelsState
  - cmp\_trigger\_mode\_t, [240](#)
- roundRobinInterruptState
  - cmp\_trigger\_mode\_t, [240](#)
- roundRobinState
  - cmp\_trigger\_mode\_t, [240](#)
- rss
  - sbc\_main\_status\_t, [778](#)
- rtc\_alarm\_config\_t, [711](#)
  - alarmCallback, [712](#)
  - alarmIntEnable, [712](#)
  - alarmTime, [712](#)
  - callbackParams, [712](#)
  - numberOfRepeats, [712](#)
  - repeatForever, [712](#)
  - repetitionInterval, [712](#)
- rtc\_clk\_out\_config\_t
  - Real Time Clock Driver, [715](#)
- rtc\_clk\_select\_t
  - Real Time Clock Driver, [715](#)
- rtc\_init\_config\_t, [710](#)
  - clockOutConfig, [711](#)
  - clockSelect, [711](#)
  - compensation, [711](#)
  - compensationInterval, [711](#)
  - nonSupervisorAccessEnable, [711](#)
  - updateEnable, [711](#)
- rtc\_interrupt\_config\_t, [712](#)
  - callbackParams, [712](#)
  - overflowIntEnable, [713](#)
  - rtcCallback, [713](#)
  - timeInvalidIntEnable, [713](#)
- rtc\_lock\_register\_select\_t
  - Real Time Clock Driver, [715](#)
- rtc\_register\_lock\_config\_t, [713](#)
  - controlRegisterLock, [714](#)
  - lockRegisterLock, [714](#)
  - statusRegisterLock, [714](#)
  - timeCompensationRegisterLock, [714](#)
- rtc\_second\_int\_cfg\_t
  - Real Time Clock Driver, [715](#)
- rtc\_seconds\_int\_config\_t, [713](#)
  - rtcSecondsCallback, [713](#)
  - secondIntConfig, [713](#)
  - secondIntEnable, [713](#)
  - secondsCallbackParams, [713](#)
- rtc\_timedate\_t, [710](#)
  - day, [710](#)
  - hour, [710](#)
  - minutes, [710](#)
  - month, [710](#)
  - seconds, [710](#)
  - year, [710](#)
- rtcCallback
  - rtc\_interrupt\_config\_t, [713](#)
- rtcClkInFreq
  - scg\_rtc\_config\_t, [822](#)
- rtcConfig
  - scg\_config\_t, [820](#)
- rtcSecondsCallback
  - rtc\_seconds\_int\_config\_t, [713](#)
- RunErrorReport
  - sai\_user\_config\_t, [732](#)
- rx\_msg\_size
  - lin\_tl\_descriptor\_t, [611](#)
- rx\_msg\_status
  - lin\_tl\_descriptor\_t, [612](#)
- rxAccelerConfig
  - enet\_config\_t, [296](#)
- rxBdAlloc
  - enet\_state\_t, [296](#)
- rxBdBase
  - enet\_state\_t, [296](#)
- rxBdCurrent
  - enet\_state\_t, [297](#)
- rxBuff
  - lin\_state\_t, [510](#)
  - lpspi\_state\_t, [555](#)
  - lpuart\_state\_t, [580](#)
- rxBufferAligned
  - enet\_buffer\_config\_t, [294](#)
- rxCallback
  - lpuart\_state\_t, [580](#)
- rxCallbackParam
  - lpuart\_state\_t, [580](#)
- rxComplete
  - lpuart\_state\_t, [581](#)
- rxCompleted
  - lin\_state\_t, [510](#)

- rxConfig
  - enet\_config\_t, [296](#)
- rxCount
  - lpspi\_state\_t, [555](#)
- rxDMAChannel
  - flexio\_i2c\_master\_user\_config\_t, [441](#)
  - flexio\_i2s\_master\_user\_config\_t, [450](#)
  - flexio\_i2s\_slave\_user\_config\_t, [451](#)
  - flexio\_spi\_master\_user\_config\_t, [465](#)
  - flexio\_spi\_slave\_user\_config\_t, [466](#)
  - lpspi\_master\_config\_t, [553](#)
  - lpspi\_slave\_config\_t, [557](#)
  - lpspi\_state\_t, [555](#)
  - lpuart\_user\_config\_t, [582](#)
- rxFifoDMAChannel
  - flexcan\_user\_config\_t, [423](#)
- rxFrameCnt
  - lpspi\_state\_t, [556](#)
- rxPin
  - flexio\_i2s\_master\_user\_config\_t, [450](#)
  - flexio\_i2s\_slave\_user\_config\_t, [451](#)
- rxRingAligned
  - enet\_buffer\_config\_t, [294](#)
- rxRingSize
  - enet\_buffer\_config\_t, [295](#)
- rxSize
  - lin\_state\_t, [510](#)
  - lpuart\_state\_t, [581](#)
- S32K144 SoC Header file, [726](#)
- S32K144 System Files, [727](#)
- SAI Driver, [728](#)
  - SAI\_ASYNC, [735](#)
  - SAI\_BUS\_CLK, [734](#)
  - SAI\_CHANNEL\_0, [733](#)
  - SAI\_CHANNEL\_1, [733](#)
  - SAI\_CHANNEL\_2, [734](#)
  - SAI\_CHANNEL\_3, [734](#)
  - SAI\_DMA, [735](#)
  - SAI\_DRV\_AbortReceiving, [735](#)
  - SAI\_DRV\_AbortSending, [735](#)
  - SAI\_DRV\_GetDefaultConfig, [735](#)
  - SAI\_DRV\_GetReceivingStatus, [736](#)
  - SAI\_DRV\_GetSendingStatus, [736](#)
  - SAI\_DRV\_Receive, [736](#)
  - SAI\_DRV\_ReceiveBlocking, [736](#)
  - SAI\_DRV\_RxDeinit, [737](#)
  - SAI\_DRV\_RxGetBitClockDiv, [737](#)
  - SAI\_DRV\_RxGetBitClockFreq, [737](#)
  - SAI\_DRV\_RxInit, [737](#)
  - SAI\_DRV\_RxSetNextMaskWords, [738](#)
  - SAI\_DRV\_Send, [738](#)
  - SAI\_DRV\_SendBlocking, [738](#)
  - SAI\_DRV\_TxDeinit, [738](#)
  - SAI\_DRV\_TxGetBitClockDiv, [738](#)
  - SAI\_DRV\_TxGetBitClockFreq, [740](#)
  - SAI\_DRV\_TxInit, [740](#)
  - SAI\_DRV\_TxSetNextMaskWords, [740](#)
  - SAI\_EXTERNAL\_CLK, [734](#)
  - SAI\_FRAME\_START, [735](#)
  - SAI\_INTERRUPT, [735](#)
  - SAI\_MASK\_TRISTATE, [734](#)
  - SAI\_MASK\_ZERO, [734](#)
  - SAI\_MUX\_DISABLED, [734](#)
  - SAI\_MUX\_LINE, [734](#)
  - SAI\_MUX\_MEM, [734](#)
  - SAI\_RUN\_ERROR, [735](#)
  - SAI\_SOSC\_CLK, [734](#)
  - SAI\_SYNC\_ERROR, [735](#)
  - SAI\_SYNC\_WITH\_OTHER, [735](#)
  - SAI\_TRANSFER\_COMPLETE, [735](#)
  - sai\_mask\_mode\_t, [734](#)
  - sai\_master\_clk\_source\_t, [734](#)
  - sai\_mux\_mode\_t, [734](#)
  - sai\_report\_type\_t, [734](#)
  - sai\_sync\_mode\_t, [735](#)
  - sai\_transfer\_callback\_t, [734](#)
  - sai\_transfer\_type\_t, [735](#)
- SAI\_ASYNC
  - SAI Driver, [735](#)
- SAI\_BUS\_CLK
  - SAI Driver, [734](#)
- SAI\_CHANNEL\_0
  - SAI Driver, [733](#)
- SAI\_CHANNEL\_1
  - SAI Driver, [733](#)
- SAI\_CHANNEL\_2
  - SAI Driver, [734](#)
- SAI\_CHANNEL\_3
  - SAI Driver, [734](#)
- SAI\_DMA
  - SAI Driver, [735](#)
- SAI\_DRV\_AbortReceiving
  - SAI Driver, [735](#)
- SAI\_DRV\_AbortSending
  - SAI Driver, [735](#)
- SAI\_DRV\_GetDefaultConfig
  - SAI Driver, [735](#)
- SAI\_DRV\_GetReceivingStatus
  - SAI Driver, [736](#)
- SAI\_DRV\_GetSendingStatus
  - SAI Driver, [736](#)
- SAI\_DRV\_Receive
  - SAI Driver, [736](#)
- SAI\_DRV\_ReceiveBlocking
  - SAI Driver, [736](#)
- SAI\_DRV\_RxDeinit
  - SAI Driver, [737](#)
- SAI\_DRV\_RxGetBitClockDiv
  - SAI Driver, [737](#)
- SAI\_DRV\_RxGetBitClockFreq
  - SAI Driver, [737](#)
- SAI\_DRV\_RxInit
  - SAI Driver, [737](#)
- SAI\_DRV\_RxSetNextMaskWords
  - SAI Driver, [738](#)
- SAI\_DRV\_Send
  - SAI Driver, [738](#)

- SAI Driver, [738](#)
- SAI\_DRV\_SendBlocking
  - SAI Driver, [738](#)
- SAI\_DRV\_TxDeinit
  - SAI Driver, [738](#)
- SAI\_DRV\_TxGetBitClockDiv
  - SAI Driver, [738](#)
- SAI\_DRV\_TxGetBitClockFreq
  - SAI Driver, [740](#)
- SAI\_DRV\_TxInit
  - SAI Driver, [740](#)
- SAI\_DRV\_TxSetNextMaskWords
  - SAI Driver, [740](#)
- SAI\_EXTERNAL\_CLK
  - SAI Driver, [734](#)
- SAI\_FRAME\_START
  - SAI Driver, [735](#)
- SAI\_INTERRUPT
  - SAI Driver, [735](#)
- SAI\_MASK\_TRISTATE
  - SAI Driver, [734](#)
- SAI\_MASK\_ZERO
  - SAI Driver, [734](#)
- SAI\_MUX\_DISABLED
  - SAI Driver, [734](#)
- SAI\_MUX\_LINE
  - SAI Driver, [734](#)
- SAI\_MUX\_MEM
  - SAI Driver, [734](#)
- SAI\_RUN\_ERROR
  - SAI Driver, [735](#)
- SAI\_SOSC\_CLK
  - SAI Driver, [734](#)
- SAI\_SYNC\_ERROR
  - SAI Driver, [735](#)
- SAI\_SYNC\_WITH\_OTHER
  - SAI Driver, [735](#)
- SAI\_TRANSFER\_COMPLETE
  - SAI Driver, [735](#)
- SAVE\_CONFIG\_SET
  - Common Core API., [227](#)
- SBC\_UJA\_CAN
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_CAN\_CFDC\_DIS
  - UJA1169 SBC Driver, [786](#)
- SBC\_UJA\_CAN\_CFDC\_EN
  - UJA1169 SBC Driver, [786](#)
- SBC\_UJA\_CAN\_CMC\_ACMODE\_DA
  - UJA1169 SBC Driver, [786](#)
- SBC\_UJA\_CAN\_CMC\_ACMODE\_DD
  - UJA1169 SBC Driver, [786](#)
- SBC\_UJA\_CAN\_CMC\_LISTEN
  - UJA1169 SBC Driver, [786](#)
- SBC\_UJA\_CAN\_CMC\_OFMODE
  - UJA1169 SBC Driver, [786](#)
- SBC\_UJA\_CAN\_CPNC\_DIS
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_CAN\_CPNC\_EN
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_CAN\_PNCOK\_DIS
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_CAN\_PNCOK\_EN
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_COUNT\_DMASK
  - UJA1169 SBC Driver, [785](#)
- SBC\_UJA\_COUNT\_ID\_REG
  - UJA1169 SBC Driver, [785](#)
- SBC\_UJA\_COUNT\_MASK
  - UJA1169 SBC Driver, [785](#)
- SBC\_UJA\_DAT\_MASK\_0
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_MASK\_1
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_MASK\_2
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_MASK\_3
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_MASK\_4
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_MASK\_5
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_MASK\_6
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_MASK\_7
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_RATE
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_DAT\_RATE\_CDR\_1000KB
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_DAT\_RATE\_CDR\_100KB
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_DAT\_RATE\_CDR\_125KB
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_DAT\_RATE\_CDR\_250KB
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_DAT\_RATE\_CDR\_500KB
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_DAT\_RATE\_CDR\_50KB
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_FAIL\_SAFE
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_FAIL\_SAFE\_LHC\_FLOAT
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_FAIL\_SAFE\_LHC\_LOW
  - UJA1169 SBC Driver, [787](#)
- SBC\_UJA\_FRAME\_CTR
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_FRAME\_CTR\_IDE\_11B
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_FRAME\_CTR\_IDE\_29B
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_FRAME\_CTR\_PNDM\_DCARE
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_FRAME\_CTR\_PNDM\_EVAL
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_GL\_EVNT\_STAT

- UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_SUPE
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_SUPE\_NO
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_SYSE
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_SYSE\_NO
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_TRXE
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_TRXE\_NO
  - UJA1169 SBC Driver, [788](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_WPE
  - UJA1169 SBC Driver, [789](#)
- SBC\_UJA\_GL\_EVNT\_STAT\_WPE\_NO
  - UJA1169 SBC Driver, [789](#)
- SBC\_UJA\_IDENTIF
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_IDENTIF\_0
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_IDENTIF\_1
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_IDENTIF\_2
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_IDENTIF\_3
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_LOCK
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MAIN
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MAIN\_NMS\_NORMAL
  - UJA1169 SBC Driver, [789](#)
- SBC\_UJA\_MAIN\_NMS\_PWR\_UP
  - UJA1169 SBC Driver, [789](#)
- SBC\_UJA\_MAIN\_OTWS\_ABOVE
  - UJA1169 SBC Driver, [789](#)
- SBC\_UJA\_MAIN\_OTWS\_BELOW
  - UJA1169 SBC Driver, [789](#)
- SBC\_UJA\_MAIN\_RSS\_CAN\_WAKEUP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_DIAG\_WAKEUP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_ILLEG\_SLP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_ILLEG\_WATCH
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_LFT\_OVERTM
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_OFF\_MODE
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_OVF\_SLP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_RSTN\_PULDW
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_SLP\_WAKEUP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_V1\_UNDERV
  - UJA1169 SBC Driver, [790](#)
- UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_WAKE\_SLP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_WATCH\_OVF
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MAIN\_RSS\_WATCH\_TRIG
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MASK\_0
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MASK\_1
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MASK\_2
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MASK\_3
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MEMORY\_0
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MEMORY\_1
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MEMORY\_2
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MEMORY\_3
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MODE
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_MODE\_MC\_NORMAL
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MODE\_MC\_SLEEP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MODE\_MC\_STANDBY
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MTPNV\_CRC
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_MTPNV\_STAT
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_MTPNV\_STAT\_ECCS
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MTPNV\_STAT\_ECCS\_NO
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MTPNV\_STAT\_NVMP
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_MTPNV\_STAT\_NVMP\_NO
  - UJA1169 SBC Driver, [790](#)
- SBC\_UJA\_REGULATOR
  - UJA1169 SBC Driver, [791](#)
- SBC\_UJA\_REGULATOR\_PDC\_HV
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_REGULATOR\_PDC\_LV
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_REGULATOR\_V1RTC\_60
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_REGULATOR\_V1RTC\_70
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_REGULATOR\_V1RTC\_80
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_REGULATOR\_V1RTC\_90
  - UJA1169 SBC Driver, [792](#)
- SBC\_UJA\_REGULATOR\_V2C\_N

UJA1169 SBC Driver, [792](#)  
SBC\_UJA\_REGULATOR\_V2C\_N\_S\_R  
UJA1169 SBC Driver, [792](#)  
SBC\_UJA\_REGULATOR\_V2C\_N\_S\_S\_R  
UJA1169 SBC Driver, [792](#)  
SBC\_UJA\_REGULATOR\_V2C\_OFF  
UJA1169 SBC Driver, [792](#)  
SBC\_UJA\_SBC  
UJA1169 SBC Driver, [792](#)  
SBC\_UJA\_SBC\_FNMC\_DIS  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_FNMC\_EN  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_SDMC\_DIS  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_SDMC\_EN  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_SLPC\_AC  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_SLPC\_IG  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_V1RTSUC\_60  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_V1RTSUC\_70  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_V1RTSUC\_80  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_SBC\_V1RTSUC\_90  
UJA1169 SBC Driver, [793](#)  
SBC\_UJA\_START\_UP  
UJA1169 SBC Driver, [792](#)  
SBC\_UJA\_START\_UP\_RLC\_01\_01p5  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_START\_UP\_RLC\_03p6\_05  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_START\_UP\_RLC\_10\_12p5  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_START\_UP\_RLC\_20\_25p0  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_START\_UP\_V2SUC\_00  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_START\_UP\_V2SUC\_11  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_SUP\_EVNT\_STAT  
UJA1169 SBC Driver, [791](#)  
SBC\_UJA\_SUP\_EVNT\_STAT\_V1U  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_SUP\_EVNT\_STAT\_V1U\_NO  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_SUP\_EVNT\_STAT\_V2O  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_SUP\_EVNT\_STAT\_V2O\_NO  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_SUP\_EVNT\_STAT\_V2U  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_SUP\_EVNT\_STAT\_V2U\_NO  
UJA1169 SBC Driver, [794](#)  
SBC\_UJA\_SUPPLY\_EVNT  
UJA1169 SBC Driver, [791](#)  
SBC\_UJA\_SUPPLY\_EVNT\_V1UE\_DIS  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_EVNT\_V1UE\_EN  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_EVNT\_V2OE\_DIS  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_EVNT\_V2OE\_EN  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_EVNT\_V2UE\_DIS  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_EVNT\_V2UE\_EN  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_STAT  
UJA1169 SBC Driver, [791](#)  
SBC\_UJA\_SUPPLY\_STAT\_V1S\_VAB  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_STAT\_V1S\_VBE  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_STAT\_V2S\_DIS  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_STAT\_V2S\_VAB  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_STAT\_V2S\_VBE  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SUPPLY\_STAT\_V2S\_VOK  
UJA1169 SBC Driver, [795](#)  
SBC\_UJA\_SYS\_EVNT\_OTWE\_DIS  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_OTWE\_EN  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_SPIFE\_DIS  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_SPIFE\_EN  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_STAT  
UJA1169 SBC Driver, [791](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_OTW  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_OTW\_NO  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_PO  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_PO\_NO  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_SPIF  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_SPIF\_NO  
UJA1169 SBC Driver, [796](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_WDF  
UJA1169 SBC Driver, [797](#)  
SBC\_UJA\_SYS\_EVNT\_STAT\_WDF\_NO  
UJA1169 SBC Driver, [797](#)  
SBC\_UJA\_SYSTEM\_EVNT  
UJA1169 SBC Driver, [791](#)  
SBC\_UJA\_TIMEOUT  
UJA1169 SBC Driver, [785](#)  
SBC\_UJA\_TRANS\_EVNT

UJA1169 SBC Driver, [791](#)  
 SBC\_UJA\_TRANS\_EVT\_CBSE\_DIS  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_CBSE\_EN  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_CFE\_DIS  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_CFE\_EN  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_CWE\_DIS  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_CWE\_EN  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT  
     UJA1169 SBC Driver, [791](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_CBS  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_CBS\_NO  
     UJA1169 SBC Driver, [797](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_CF  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_CF\_NO  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_CW  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_CW\_NO  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_PNFDE  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_EVT\_STAT\_PNFDE\_NO  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_STAT  
     UJA1169 SBC Driver, [791](#)  
 SBC\_UJA\_TRANS\_STAT\_CBSS\_ACT  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_STAT\_CBSS\_INACT  
     UJA1169 SBC Driver, [798](#)  
 SBC\_UJA\_TRANS\_STAT\_CFS\_NO\_TXD  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_CFS\_TXD  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_COSCS\_NRUN  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_COSCS\_RUN  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_CPNERR\_DET  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_CPNERR\_NO\_DET  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_CPNS\_ERR  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_CPNS\_OK  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_CTS\_ACT  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_CTS\_INACT  
     UJA1169 SBC Driver, [799](#)  
 SBC\_UJA\_TRANS\_STAT\_VCS\_AB  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_TRANS\_STAT\_VCS\_BE  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EN  
     UJA1169 SBC Driver, [791](#)  
 SBC\_UJA\_WAKE\_EN\_WPFE\_DIS  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EN\_WPFE\_EN  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EN\_WPRE\_DIS  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EN\_WPRE\_EN  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EVT\_STAT  
     UJA1169 SBC Driver, [792](#)  
 SBC\_UJA\_WAKE\_EVT\_STAT\_WPF  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EVT\_STAT\_WPF\_NO  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EVT\_STAT\_WPR  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_EVT\_STAT\_WPR\_NO  
     UJA1169 SBC Driver, [800](#)  
 SBC\_UJA\_WAKE\_STAT  
     UJA1169 SBC Driver, [791](#)  
 SBC\_UJA\_WAKE\_STAT\_WPVS\_AB  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WAKE\_STAT\_WPVS\_BE  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR  
     UJA1169 SBC Driver, [791](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_1024  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_128  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_16  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_256  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_32  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_4096  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_64  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_8  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_WMC\_AUTO  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_WMC\_TIME  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_CTR\_WMC\_WIND  
     UJA1169 SBC Driver, [801](#)  
 SBC\_UJA\_WTDOG\_STAT  
     UJA1169 SBC Driver, [791](#)  
 SBC\_UJA\_WTDOG\_STAT\_FNMS\_N\_NORMAL  
     UJA1169 SBC Driver, [802](#)  
 SBC\_UJA\_WTDOG\_STAT\_FNMS\_NORMAL

- UJA1169 SBC Driver, [802](#)
- SBC\_UJA\_WTDOG\_STAT\_SDMS\_N\_NORMAL
  - UJA1169 SBC Driver, [802](#)
- SBC\_UJA\_WTDOG\_STAT\_SDMS\_NORMAL
  - UJA1169 SBC Driver, [802](#)
- SBC\_UJA\_WTDOG\_STAT\_WDS\_FIH
  - UJA1169 SBC Driver, [802](#)
- SBC\_UJA\_WTDOG\_STAT\_WDS\_OFF
  - UJA1169 SBC Driver, [802](#)
- SBC\_UJA\_WTDOG\_STAT\_WDS\_SEH
  - UJA1169 SBC Driver, [802](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_1
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_10
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_11
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_12
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_13
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_14
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_15
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_16
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_2
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_3
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_4
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_5
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_6
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_7
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_8
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_DIV\_BY\_9
  - Clock\_manager\_s32k1xx, [223](#)
- SCG\_SYSTEM\_CLOCK\_SRC\_FIRC
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_SRC\_NONE
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_SRC\_SIRC
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_SRC\_SYS\_OSC
  - Clock\_manager\_s32k1xx, [224](#)
- SCG\_SYSTEM\_CLOCK\_SRC\_SYS\_PLL
  - Clock\_manager\_s32k1xx, [224](#)
- SECONDS\_IN\_A\_DAY
  - Real Time Clock Driver, [714](#)
- SECONDS\_IN\_A\_HOUR
  - Real Time Clock Driver, [714](#)
- SECONDS\_IN\_A\_MIN
  - Real Time Clock Driver, [714](#)
- SERIVCE\_FAULT\_MEMORY\_CLEAR
  - Low level API, [619](#)
- SERVICE\_ASSIGN\_FRAME\_ID
  - Low level API, [619](#)
- SERVICE\_ASSIGN\_FRAME\_ID\_RANGE
  - Low level API, [619](#)
- SERVICE\_ASSIGN\_NAD
  - Low level API, [620](#)
- SERVICE\_CONDITIONAL\_CHANGE\_NAD
  - Low level API, [620](#)
- SERVICE\_FAULT\_MEMORY\_READ
  - Low level API, [620](#)
- SERVICE\_IO\_CONTROL\_BY\_IDENTIFY
  - Low level API, [620](#)
- SERVICE\_NOT\_SUPPORTED
  - Common Transport Layer API, [230](#)
- SERVICE\_READ\_BY\_IDENTIFY
  - Low level API, [620](#)
- SERVICE\_READ\_DATA\_BY\_IDENTIFY
  - Low level API, [620](#)
- SERVICE\_SAVE\_CONFIGURATION
  - Low level API, [620](#)
- SERVICE\_SESSION\_CONTROL
  - Low level API, [620](#)
- SERVICE\_TARGET\_RESET
  - Common Transport Layer API, [230](#)
- SERVICE\_WRITE\_DATA\_BY\_IDENTIFY
  - Low level API, [620](#)
- SIM\_CLKOUT\_DIV\_BY\_1
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_DIV\_BY\_2
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_DIV\_BY\_3
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_DIV\_BY\_4
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_DIV\_BY\_5
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_DIV\_BY\_6
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_DIV\_BY\_7
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_DIV\_BY\_8
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_BUS\_CLK
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_FIRC\_DIV2\_CLK
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_HCLK
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_LPO\_128K\_CLK
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_LPO\_CLK
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_RTC\_CLK
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_SCG\_CLKOUT

- Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_SIRC\_DIV2\_CLK
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_SOSC\_DIV2\_CLK
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_CLKOUT\_SEL\_SYSTEM\_SPLL\_DIV2\_CLK
  - Clock\_manager\_s32k1xx, [224](#)
- SIM\_LPO\_CLK\_SEL\_LPO\_128K
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_LPO\_CLK\_SEL\_LPO\_1K
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_LPO\_CLK\_SEL\_LPO\_32K
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_LPO\_CLK\_SEL\_NO\_CLOCK
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_RTCCLK\_SEL\_FIRCDIV1\_CLK
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_RTCCLK\_SEL\_LPO\_32K
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_RTCCLK\_SEL\_RTC\_CLKIN
  - Clock\_manager\_s32k1xx, [225](#)
- SIM\_RTCCLK\_SEL\_SOSCDIV1\_CLK
  - Clock\_manager\_s32k1xx, [225](#)
- SLAVE
  - LIN Driver, [511](#)
- SMC\_HSRUN
  - Power\_s32k1xx, [691](#)
- SMC\_RESERVED\_RUN
  - Power\_s32k1xx, [691](#)
- SMC\_RESERVED\_STOP1
  - Power\_s32k1xx, [691](#)
- SMC\_RUN
  - Power\_s32k1xx, [691](#)
- SMC\_STOP
  - Power\_s32k1xx, [691](#)
- SMC\_STOP1
  - Power\_s32k1xx, [692](#)
- SMC\_STOP2
  - Power\_s32k1xx, [692](#)
- SMC\_STOP\_RESERVED
  - Power\_s32k1xx, [692](#)
- SMC\_VLPR
  - Power\_s32k1xx, [691](#)
- SMC\_VLPS
  - Power\_s32k1xx, [691](#)
- ST\_min
  - lin\_node\_attribute\_t, [606](#)
- STAT\_HSRUN
  - Power\_s32k1xx, [690](#)
- STAT\_INVALID
  - Power\_s32k1xx, [690](#)
- STAT\_RUN
  - Power\_s32k1xx, [690](#)
- STAT\_STOP
  - Power\_s32k1xx, [690](#)
- STAT\_VLPR
  - Power\_s32k1xx, [690](#)
- STAT\_VLPS
  - Power\_s32k1xx, [690](#)
- STAT\_VLPW
  - Power\_s32k1xx, [690](#)
- STCD\_ADDR
  - EDMA Driver, [273](#)
- STCD\_SIZE
  - EDMA Driver, [273](#)
- SUBFUNCTION\_NOT\_SUPPORTED
  - Common Transport Layer API, [230](#)
- SUCCESSFULL\_TRANSFER
  - Common Core API., [227](#)
- SUSPEND\_WAIT\_CNT
  - Flash Memory (Flash), [393](#)
- sai\_mask\_mode\_t
  - SAI Driver, [734](#)
- sai\_master\_clk\_source\_t
  - SAI Driver, [734](#)
- sai\_mux\_mode\_t
  - SAI Driver, [734](#)
- sai\_report\_type\_t
  - SAI Driver, [734](#)
- sai\_state\_t, [730](#)
- sai\_sync\_mode\_t
  - SAI Driver, [735](#)
- sai\_transfer\_callback\_t
  - SAI Driver, [734](#)
- sai\_transfer\_type\_t
  - SAI Driver, [735](#)
- sai\_user\_config\_t, [730](#)
  - BitClkDiv, [731](#)
  - BitClkFreq, [731](#)
  - BitClkInternal, [731](#)
  - BitClkNegPolar, [731](#)
  - callback, [731](#)
  - ChannelCount, [731](#)
  - ChannelEnable, [732](#)
  - DmaChannel, [732](#)
  - ElementSize, [732](#)
  - FirstBitIndex, [732](#)
  - FrameSize, [732](#)
  - FrameStartReport, [732](#)
  - MaskMode, [732](#)
  - MasterClkSrc, [732](#)
  - MsbFirst, [732](#)
  - MuxMode, [732](#)
  - RunErrorReport, [732](#)
  - SyncEarly, [733](#)
  - SyncErrorReport, [733](#)
  - SyncInternal, [733](#)
  - SyncMode, [733](#)
  - SyncNegPolar, [733](#)
  - SyncWidth, [733](#)
  - TransferType, [733](#)
  - Word0Width, [733](#)
  - WordNWidth, [733](#)
- sai\_xfer\_state\_t, [730](#)
- sampleDelay
  - qspi\_user\_config\_t, [697](#)

- sampleTime
  - adc\_converter\_config\_t, [167](#)
- samples
  - cmp\_trigger\_mode\_t, [240](#)
- save\_config\_flg
  - lin\_protocol\_state\_t, [617](#)
  - lin\_word\_status\_str\_t, [603](#)
- sbc\_can\_cfdc\_t
  - UJA1169 SBC Driver, [786](#)
- sbc\_can\_cmc\_t
  - UJA1169 SBC Driver, [786](#)
- sbc\_can\_conf\_t, [774](#)
  - canConf, [774](#)
  - canTransEvt, [774](#)
  - datRate, [774](#)
  - dataMask, [774](#)
  - frame, [774](#)
  - identif, [775](#)
  - mask, [775](#)
- sbc\_can\_cpnc\_t
  - UJA1169 SBC Driver, [786](#)
- sbc\_can\_ctr\_t, [772](#)
  - cfdc, [772](#)
  - cmc, [773](#)
  - cpnc, [773](#)
  - pncok, [773](#)
- sbc\_can\_pncok\_t
  - UJA1169 SBC Driver, [787](#)
- sbc\_dat\_rate\_t
  - UJA1169 SBC Driver, [787](#)
- sbc\_data\_mask\_t
  - UJA1169 SBC Driver, [785](#)
- sbc\_evn\_capt\_t, [783](#)
  - glEvt, [783](#)
  - supEvt, [783](#)
  - sysEvt, [783](#)
  - transEvt, [783](#)
  - wakePinEvt, [783](#)
- sbc\_factories\_conf\_t, [777](#)
  - control, [777](#)
  - startUp, [777](#)
- sbc\_fail\_safe\_lhc\_t
  - UJA1169 SBC Driver, [787](#)
- sbc\_fail\_safe\_rcc\_t
  - UJA1169 SBC Driver, [785](#)
- sbc\_frame\_ctr\_dlc\_t
  - UJA1169 SBC Driver, [785](#)
- sbc\_frame\_ctr\_ide\_t
  - UJA1169 SBC Driver, [787](#)
- sbc\_frame\_ctr\_pndm\_t
  - UJA1169 SBC Driver, [788](#)
- sbc\_frame\_t, [773](#)
  - dlc, [774](#)
  - ide, [774](#)
  - pndm, [774](#)
- sbc\_gl\_evt\_stat\_supe\_t
  - UJA1169 SBC Driver, [788](#)
- sbc\_gl\_evt\_stat\_syse\_t
  - UJA1169 SBC Driver, [788](#)
- sbc\_gl\_evt\_stat\_trxe\_t
  - UJA1169 SBC Driver, [788](#)
- sbc\_gl\_evt\_stat\_wpe\_t
  - UJA1169 SBC Driver, [788](#)
- sbc\_identif\_mask\_t
  - UJA1169 SBC Driver, [786](#)
- sbc\_identifier\_t
  - UJA1169 SBC Driver, [786](#)
- sbc\_int\_config\_t, [776](#)
  - can, [776](#)
  - lhc, [776](#)
  - lockMask, [776](#)
  - mode, [776](#)
  - regulatorCtr, [776](#)
  - sysEvt, [776](#)
  - wakePin, [777](#)
  - watchdog, [777](#)
- sbc\_lock\_t
  - UJA1169 SBC Driver, [789](#)
- sbc\_main\_nms\_t
  - UJA1169 SBC Driver, [789](#)
- sbc\_main\_otws\_t
  - UJA1169 SBC Driver, [789](#)
- sbc\_main\_rss\_t
  - UJA1169 SBC Driver, [789](#)
- sbc\_main\_status\_t, [777](#)
  - nms, [778](#)
  - otws, [778](#)
  - rss, [778](#)
- sbc\_mode\_mc\_t
  - UJA1169 SBC Driver, [790](#)
- sbc\_mtpnv\_stat\_eccs\_t
  - UJA1169 SBC Driver, [790](#)
- sbc\_mtpnv\_stat\_nvmps\_t
  - UJA1169 SBC Driver, [790](#)
- sbc\_mtpnv\_stat\_t, [783](#)
  - eccs, [784](#)
  - nvmps, [784](#)
  - wrcnts, [784](#)
- sbc\_mtpnv\_stat\_wrcnts\_t
  - UJA1169 SBC Driver, [786](#)
- sbc\_register\_t
  - UJA1169 SBC Driver, [790](#)
- sbc\_regulator\_ctr\_t, [775](#)
  - regulator, [775](#)
  - supplyEvt, [776](#)
- sbc\_regulator\_pdc\_t
  - UJA1169 SBC Driver, [792](#)
- sbc\_regulator\_t, [771](#)
  - pd, [771](#)
  - v1rtc, [771](#)
  - v2c, [771](#)

- sbc\_regulator\_v1rtc\_t
  - UJA1169 SBC Driver, [792](#)
- sbc\_regulator\_v2c\_t
  - UJA1169 SBC Driver, [792](#)
- sbc\_sbc\_fnmc\_t
  - UJA1169 SBC Driver, [792](#)
- sbc\_sbc\_sdmc\_t
  - UJA1169 SBC Driver, [793](#)
- sbc\_sbc\_slpc\_t
  - UJA1169 SBC Driver, [793](#)
- sbc\_sbc\_t, [769](#)
  - fnmc, [770](#)
  - sdmc, [770](#)
  - slpc, [770](#)
  - v1rtsuc, [770](#)
- sbc\_sbc\_v1rtsuc\_t
  - UJA1169 SBC Driver, [793](#)
- sbc\_start\_up\_rlc\_t
  - UJA1169 SBC Driver, [793](#)
- sbc\_start\_up\_t, [770](#)
  - rlc, [770](#)
  - v2suc, [771](#)
- sbc\_start\_up\_v2suc\_t
  - UJA1169 SBC Driver, [794](#)
- sbc\_status\_group\_t, [784](#)
  - events, [784](#)
  - mainS, [784](#)
  - supply, [784](#)
  - trans, [784](#)
  - wakePin, [785](#)
  - wtdog, [785](#)
- sbc\_sup\_evnt\_stat\_t, [781](#)
  - v1u, [781](#)
  - v2o, [781](#)
  - v2u, [781](#)
- sbc\_sup\_evnt\_stat\_v1u\_t
  - UJA1169 SBC Driver, [794](#)
- sbc\_sup\_evnt\_stat\_v2o\_t
  - UJA1169 SBC Driver, [794](#)
- sbc\_sup\_evnt\_stat\_v2u\_t
  - UJA1169 SBC Driver, [794](#)
- sbc\_supply\_evnt\_t, [771](#)
  - v1ue, [771](#)
  - v2oe, [772](#)
  - v2ue, [772](#)
- sbc\_supply\_evnt\_v1ue\_t
  - UJA1169 SBC Driver, [794](#)
- sbc\_supply\_evnt\_v2oe\_t
  - UJA1169 SBC Driver, [795](#)
- sbc\_supply\_evnt\_v2ue\_t
  - UJA1169 SBC Driver, [795](#)
- sbc\_supply\_stat\_v1s\_t
  - UJA1169 SBC Driver, [795](#)
- sbc\_supply\_stat\_v2s\_t
  - UJA1169 SBC Driver, [795](#)
- sbc\_supply\_status\_t, [778](#)
  - v1s, [779](#)
  - v2s, [779](#)
- sbc\_sys\_evnt\_otwe\_t
  - UJA1169 SBC Driver, [795](#)
- sbc\_sys\_evnt\_spife\_t
  - UJA1169 SBC Driver, [796](#)
- sbc\_sys\_evnt\_stat\_otw\_t
  - UJA1169 SBC Driver, [796](#)
- sbc\_sys\_evnt\_stat\_po\_t
  - UJA1169 SBC Driver, [796](#)
- sbc\_sys\_evnt\_stat\_spif\_t
  - UJA1169 SBC Driver, [796](#)
- sbc\_sys\_evnt\_stat\_t, [780](#)
  - otw, [781](#)
  - po, [781](#)
  - spif, [781](#)
  - wdf, [781](#)
- sbc\_sys\_evnt\_stat\_wdf\_t
  - UJA1169 SBC Driver, [796](#)
- sbc\_sys\_evnt\_t, [772](#)
  - owte, [772](#)
  - spife, [772](#)
- sbc\_trans\_evnt\_cbse\_t
  - UJA1169 SBC Driver, [797](#)
- sbc\_trans\_evnt\_cfe\_t
  - UJA1169 SBC Driver, [797](#)
- sbc\_trans\_evnt\_cwe\_t
  - UJA1169 SBC Driver, [797](#)
- sbc\_trans\_evnt\_stat\_cbs\_t
  - UJA1169 SBC Driver, [797](#)
- sbc\_trans\_evnt\_stat\_cf\_t
  - UJA1169 SBC Driver, [798](#)
- sbc\_trans\_evnt\_stat\_cw\_t
  - UJA1169 SBC Driver, [798](#)
- sbc\_trans\_evnt\_stat\_pnfde\_t
  - UJA1169 SBC Driver, [798](#)
- sbc\_trans\_evnt\_stat\_t, [782](#)
  - cbs, [782](#)
  - cf, [782](#)
  - cw, [782](#)
  - pnfde, [782](#)
- sbc\_trans\_evnt\_t, [773](#)
  - cbse, [773](#)
  - cfe, [773](#)
  - cwe, [773](#)
- sbc\_trans\_stat\_cbss\_t
  - UJA1169 SBC Driver, [798](#)
- sbc\_trans\_stat\_cfs\_t
  - UJA1169 SBC Driver, [798](#)
- sbc\_trans\_stat\_coscs\_t
  - UJA1169 SBC Driver, [799](#)
- sbc\_trans\_stat\_cpnrerr\_t
  - UJA1169 SBC Driver, [799](#)
- sbc\_trans\_stat\_cpns\_t
  - UJA1169 SBC Driver, [799](#)
- sbc\_trans\_stat\_cts\_t
  - UJA1169 SBC Driver, [799](#)
- sbc\_trans\_stat\_t, [779](#)
  - cbss, [779](#)
  - cfs, [779](#)

- coscs, [779](#)
- cpnerr, [779](#)
- cpns, [779](#)
- cts, [780](#)
- vcs, [780](#)
- sbc\_trans\_stat\_vcs\_t
  - UJA1169 SBC Driver, [799](#)
- sbc\_wake\_en\_wpfe\_t
  - UJA1169 SBC Driver, [800](#)
- sbc\_wake\_en\_wpre\_t
  - UJA1169 SBC Driver, [800](#)
- sbc\_wake\_evt\_stat\_t, [782](#)
  - wpf, [782](#)
  - wpr, [782](#)
- sbc\_wake\_evt\_stat\_wpf\_t
  - UJA1169 SBC Driver, [800](#)
- sbc\_wake\_evt\_stat\_wpr\_t
  - UJA1169 SBC Driver, [800](#)
- sbc\_wake\_stat\_wpvs\_t
  - UJA1169 SBC Driver, [800](#)
- sbc\_wake\_t, [775](#)
  - wpfe, [775](#)
  - wpre, [775](#)
- sbc\_wtdog\_ctr\_nwp\_t
  - UJA1169 SBC Driver, [801](#)
- sbc\_wtdog\_ctr\_t, [769](#)
  - modeControl, [769](#)
  - nominalPeriod, [769](#)
- sbc\_wtdog\_ctr\_wmc\_t
  - UJA1169 SBC Driver, [801](#)
- sbc\_wtdog\_stat\_fnms\_t
  - UJA1169 SBC Driver, [801](#)
- sbc\_wtdog\_stat\_sdms\_t
  - UJA1169 SBC Driver, [802](#)
- sbc\_wtdog\_stat\_wds\_t
  - UJA1169 SBC Driver, [802](#)
- sbc\_wtdog\_status\_t, [778](#)
  - fnms, [778](#)
  - sdms, [778](#)
  - wds, [778](#)
- scatterGatherEnable
  - edma\_transfer\_config\_t, [272](#)
- scatterGatherNextDescAddr
  - edma\_transfer\_config\_t, [272](#)
- scg\_clock\_mode\_config\_t, [818](#)
  - alternateClock, [818](#)
  - hccrConfig, [818](#)
  - initialize, [819](#)
  - rccrConfig, [819](#)
  - vccrConfig, [819](#)
- scg\_clockout\_config\_t, [819](#)
  - initialize, [819](#)
  - source, [819](#)
- scg\_config\_t, [820](#)
  - clockModeConfig, [820](#)
  - clockOutConfig, [820](#)
  - fircConfig, [820](#)
  - rtcConfig, [820](#)
  - sircConfig, [820](#)
  - soscConfig, [820](#)
  - spllConfig, [820](#)
- scg\_firc\_config\_t, [821](#)
  - div1, [821](#)
  - div2, [821](#)
  - enableInLowPower, [821](#)
  - enableInStop, [821](#)
  - initialize, [821](#)
  - locked, [822](#)
  - range, [822](#)
  - regulator, [822](#)
- scg\_rtc\_config\_t, [822](#)
  - initialize, [822](#)
  - rtcClkInFreq, [822](#)
- scg\_sirc\_config\_t, [823](#)
  - div1, [823](#)
  - div2, [823](#)
  - enableInLowPower, [823](#)
  - enableInStop, [823](#)
  - initialize, [823](#)
  - locked, [823](#)
  - range, [823](#)
- scg\_sosc\_config\_t, [824](#)
  - div1, [824](#)
  - div2, [824](#)
  - enableInLowPower, [824](#)
  - enableInStop, [824](#)
  - extRef, [824](#)
  - freq, [825](#)
  - gain, [825](#)
  - initialize, [825](#)
  - locked, [825](#)
  - monitorMode, [825](#)
  - range, [825](#)
- scg\_spill\_config\_t, [825](#)
  - div1, [826](#)
  - div2, [826](#)
  - enableInStop, [826](#)
  - initialize, [826](#)
  - locked, [826](#)
  - monitorMode, [826](#)
  - mult, [826](#)
  - prediv, [826](#)
  - src, [826](#)
- scg\_system\_clock\_config\_t, [222](#)
  - divBus, [223](#)
  - divCore, [223](#)
  - divSlow, [223](#)
  - src, [223](#)
- scg\_system\_clock\_div\_t
  - Clock\_manager\_s32k1xx, [223](#)
- scg\_system\_clock\_src\_t
  - Clock\_manager\_s32k1xx, [224](#)
- sch\_tbl\_type
  - lin\_schedule\_t, [608](#)
- Schedule management, [741](#)
  - l\_sch\_set, [741](#)

- l\_sch\_tick, 741
- schedule\_start
  - lin\_protocol\_user\_config\_t, 614
- schedule\_start\_entry\_ptr
  - lin\_master\_data\_t, 615
- schedule\_tbl
  - lin\_protocol\_user\_config\_t, 614
- sckPin
  - flexio\_i2s\_master\_user\_config\_t, 450
  - flexio\_i2s\_slave\_user\_config\_t, 451
  - flexio\_spi\_master\_user\_config\_t, 465
  - flexio\_spi\_slave\_user\_config\_t, 467
- sclPin
  - flexio\_i2c\_master\_user\_config\_t, 441
- sdaPin
  - flexio\_i2c\_master\_user\_config\_t, 441
- sdmc
  - sbc\_sbc\_t, 770
- sdms
  - sbc\_wtdog\_status\_t, 778
- secondChannelPolarity
  - ftm\_combined\_ch\_param\_t, 375
- secondEdge
  - ftm\_combined\_ch\_param\_t, 375
- secondIntConfig
  - rtc\_seconds\_int\_config\_t, 713
- secondIntEnable
  - rtc\_seconds\_int\_config\_t, 713
- seconds
  - rtc\_timedate\_t, 710
- secondsCallbackParams
  - rtc\_seconds\_int\_config\_t, 713
- sectorEraseCount
  - Flash Memory (Flash), 402
- seed
  - crc\_user\_config\_t, 182
- send\_functional\_request\_flg
  - lin\_master\_data\_t, 616
- send\_slave\_res\_flg
  - lin\_master\_data\_t, 616
- seq
  - csec\_state\_t, 194
- seqErrIntEnable
  - pdb\_timer\_config\_t, 663
- serial\_0
  - lin\_serial\_number\_t, 604
- serial\_1
  - lin\_serial\_number\_t, 604
- serial\_2
  - lin\_serial\_number\_t, 604
- serial\_3
  - lin\_serial\_number\_t, 604
- serial\_number
  - lin\_node\_attribute\_t, 606
- service\_flags\_ptr
  - lin\_node\_attribute\_t, 606
- service\_status
  - lin\_tl\_descriptor\_t, 612
- service\_supported\_ptr
  - lin\_node\_attribute\_t, 606
- side
  - qspi\_user\_config\_t, 697
- Signal interaction, 742
- sim\_clkout\_div\_t
  - Clock\_manager\_s32k1xx, 224
- sim\_clkout\_src\_t
  - Clock\_manager\_s32k1xx, 224
- sim\_clock\_config\_t, 221
  - clockOutConfig, 222
  - lpoClockConfig, 222
  - platGateConfig, 222
  - qspiRefClkGating, 222
  - tclkConfig, 222
  - traceClockConfig, 222
- sim\_clock\_out\_config\_t, 218
  - divider, 218
  - enable, 218
  - initialize, 218
  - source, 218
- sim\_lpo\_clock\_config\_t, 219
  - enableLpo1k, 219
  - enableLpo32k, 219
  - initialize, 219
  - sourceLpoClk, 219
  - sourceRtcClk, 219
- sim\_lpoclk\_sel\_src\_t
  - Clock\_manager\_s32k1xx, 225
- sim\_plat\_gate\_config\_t, 220
  - enableDma, 220
  - enableEim, 220
  - enableErm, 220
  - enableMpu, 220
  - enableMscm, 220
  - initialize, 220
- sim\_qspi\_ref\_clk\_gating\_t, 220
  - enableQspiRefClk, 221
- sim\_rtc\_clk\_sel\_src\_t
  - Clock\_manager\_s32k1xx, 225
- sim\_tclk\_config\_t, 219
  - initialize, 219
  - tclkFreq, 220
- sim\_trace\_clock\_config\_t, 221
  - divEnable, 221
  - divFraction, 221
  - divider, 221
  - initialize, 221
  - source, 221
- sirc\_config\_t, 827
  - modes, 827
  - range, 827
- sircConfig
  - scg\_config\_t, 820
- sizes
  - qspi\_ahb\_config\_t, 698
- slave\_ifc\_handle
  - lin\_protocol\_user\_config\_t, 614

- slave\_resp\_cnt
  - lin\_tl\_descriptor\_t, [612](#)
- slaveAddress
  - flexio\_i2c\_master\_user\_config\_t, [441](#)
  - lpi2c\_master\_user\_config\_t, [525](#)
  - lpi2c\_slave\_user\_config\_t, [526](#)
- slaveCallback
  - lpi2c\_slave\_user\_config\_t, [526](#)
- slaveListening
  - lpi2c\_slave\_user\_config\_t, [526](#)
- sleepOnExitOption
  - power\_manager\_user\_config\_t, [687](#)
- sleepOnExitValue
  - power\_manager\_user\_config\_t, [687](#)
- slow
  - sys\_clk\_config\_t, [829](#)
- slpc
  - sbc\_sbc\_t, [770](#)
- smc\_power\_mode\_config\_t, [687](#)
  - powerModeName, [688](#)
- smc\_power\_mode\_protection\_config\_t, [687](#)
  - vlpProt, [687](#)
- smc\_run\_mode\_t
  - Power\_s32k1xx, [691](#)
- smc\_stop\_mode\_t
  - Power\_s32k1xx, [691](#)
- smc\_stop\_option\_t
  - Power\_s32k1xx, [691](#)
- smc\_version\_info\_t, [688](#)
  - featureNumber, [688](#)
  - majorNumber, [688](#)
  - minorNumber, [688](#)
- SoC Header file (SoC Header ), [743](#)
- SoC Support, [744](#)
- softwareSync
  - ftm\_pwm\_sync\_t, [328](#)
- sosc\_config\_t, [827](#)
  - freq, [828](#)
  - modes, [828](#)
  - range, [828](#)
  - ref, [828](#)
- soscConfig
  - scg\_config\_t, [820](#)
- source
  - edma\_channel\_config\_t, [269](#)
  - periph\_clk\_config\_t, [816](#)
  - scg\_clockout\_config\_t, [819](#)
  - sim\_clock\_out\_config\_t, [218](#)
  - sim\_trace\_clock\_config\_t, [221](#)
- sourceLpoClk
  - sim\_lpo\_clock\_config\_t, [219](#)
- sourceRtcClk
  - sim\_lpo\_clock\_config\_t, [219](#)
- spif
  - sbc\_sys\_evnt\_stat\_t, [781](#)
- spife
  - sbc\_sys\_evnt\_t, [772](#)
- spll\_config\_t, [828](#)
  - modes, [828](#)
  - mult, [828](#)
  - prediv, [828](#)
- spllConfig
  - scg\_config\_t, [820](#)
- src
  - scg\_spll\_config\_t, [826](#)
  - scg\_system\_clock\_config\_t, [223](#)
  - sys\_clk\_config\_t, [829](#)
- srcAddr
  - edma\_transfer\_config\_t, [272](#)
- srcLastAddrAdjust
  - edma\_transfer\_config\_t, [272](#)
- srcModulo
  - edma\_transfer\_config\_t, [272](#)
- srcOffset
  - edma\_transfer\_config\_t, [272](#)
- srcOffsetEnable
  - edma\_loop\_transfer\_config\_t, [270](#)
- srcTransferSize
  - edma\_transfer\_config\_t, [272](#)
- ssPin
  - flexio\_spi\_master\_user\_config\_t, [465](#)
  - flexio\_spi\_slave\_user\_config\_t, [467](#)
- startAddr
  - mpu\_user\_config\_t, [637](#)
- startUp
  - sbc\_factories\_conf\_t, [777](#)
- state
  - cmp\_dac\_t, [239](#)
  - flexcan\_mb\_handle\_t, [419](#)
- staticCallbacks
  - power\_manager\_state\_t, [680](#)
- staticCallbacksNumber
  - power\_manager\_state\_t, [680](#)
- status
  - edma\_chn\_state\_t, [268](#)
  - lpspi\_state\_t, [556](#)
- statusRegisterLock
  - rtc\_register\_lock\_config\_t, [714](#)
- stop
  - wdog\_op\_mode\_t, [806](#)
- stopBitCount
  - lpuart\_user\_config\_t, [582](#)
- successful\_transfer
  - lin\_protocol\_state\_t, [617](#)
  - lin\_word\_status\_str\_t, [603](#)
- supEvt
  - sbc\_evn\_capt\_t, [783](#)
- supe
  - sbc\_gl\_evnt\_stat\_t, [780](#)
- supplier\_id
  - lin\_product\_id\_t, [814](#)
- supply
  - sbc\_status\_group\_t, [784](#)
- supplyEvt
  - sbc\_regulator\_ctr\_t, [776](#)
- SyncEarly

- sai\_user\_config\_t, [733](#)
- SyncErrorReport
  - sai\_user\_config\_t, [733](#)
- SyncInternal
  - sai\_user\_config\_t, [733](#)
- syncMethod
  - ftm\_user\_config\_t, [329](#)
- SyncMode
  - sai\_user\_config\_t, [733](#)
- SyncNegPolar
  - sai\_user\_config\_t, [733](#)
- syncPoint
  - ftm\_pwm\_sync\_t, [328](#)
- SyncWidth
  - sai\_user\_config\_t, [733](#)
- Synchronous Audio Interface (SAI), [745](#)
- sys\_clk\_config\_t, [829](#)
  - bus, [829](#)
  - core, [829](#)
  - slow, [829](#)
  - src, [829](#)
- sysEvt
  - sbc\_evn\_capt\_t, [783](#)
  - sbc\_int\_config\_t, [776](#)
- syse
  - sbc\_gl\_evnt\_stat\_t, [780](#)
- System Basis Chip Driver (SBC) - UJA1169 Family, [746](#)
- TL\_ACTION\_ID\_IGNORE
  - Low level API, [624](#)
- TL\_ACTION\_NONE
  - Low level API, [624](#)
- TL\_ERROR
  - Low level API, [624](#)
- TL\_HANDLER\_INTERLEAVE\_MODE
  - Low level API, [624](#)
- TL\_MAKE\_RES\_DATA
  - Low level API, [624](#)
- TL\_RECEIVE\_MESSAGE
  - Low level API, [624](#)
- TL\_RX\_COMPLETED
  - Low level API, [624](#)
- TL\_SLAVE\_GET\_ACTION
  - Low level API, [624](#)
- TL\_TIMEOUT\_SERVICE
  - Low level API, [624](#)
- TL\_TX\_COMPLETED
  - Low level API, [624](#)
- TRANSMITTING
  - Common Transport Layer API, [230](#)
- TRGMUX Driver, [751](#)
  - TRGMUX\_DRV\_Deinit, [757](#)
  - TRGMUX\_DRV\_GetLockForTargetModule, [757](#)
  - TRGMUX\_DRV\_GetTrigSourceForTargetModule, [757](#)
  - TRGMUX\_DRV\_Init, [758](#)
  - TRGMUX\_DRV\_SetLockForTargetModule, [758](#)
  - TRGMUX\_DRV\_SetTrigSourceForTargetModule, [759](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT↔\_TLA0, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT↔\_TLA1, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT↔\_TLA2, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT↔\_TLA3, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT↔\_TLA0, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT↔\_TLA1, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT↔\_TLA2, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT↔\_TLA3, [755](#)
- TRGMUX\_TARGET\_MODULE\_CMP0\_SAMPL↔E\_INPUT, [755](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH0, [754](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH1, [754](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH2, [754](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH3, [754](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG↔TIM0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG↔TIM1, [755](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG↔TIM2, [755](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG↔TIM3, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT1, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT2, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_HWTRIG0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT1, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT2, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_HWTRIG0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT1, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT2, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_HWTRIG0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT0, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT1, [755](#)

- TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT2, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM3\_HWTRIG0, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPI2C0\_TRG, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH0, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH1, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH2, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH3, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPSPi0\_TRG, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPSPi1\_TRG, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPTMR0\_ALT0, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPUART0\_TRG, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPUART1\_TRG, [755](#)
- TRGMUX\_TARGET\_MODULE\_PDB0\_TRG\_IN, [755](#)
- TRGMUX\_TARGET\_MODULE\_PDB1\_TRG\_IN, [755](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT0, [754](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT1, [754](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT2, [754](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT3, [754](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT4, [755](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT5, [755](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT6, [755](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT7, [755](#)
- TRGMUX\_TRIG\_SOURCE\_ADC0\_SC1A\_COCO, [756](#)
- TRGMUX\_TRIG\_SOURCE\_ADC0\_SC1B\_COCO, [756](#)
- TRGMUX\_TRIG\_SOURCE\_ADC1\_SC1A\_COCO, [756](#)
- TRGMUX\_TRIG\_SOURCE\_ADC1\_SC1B\_COCO, [756](#)
- TRGMUX\_TRIG\_SOURCE\_CMP0\_OUT, [756](#)
- TRGMUX\_TRIG\_SOURCE\_DISABLED, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG0, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG1, [757](#)
- TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG2, [757](#)
- TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG3, [757](#)
- TRGMUX\_TRIG\_SOURCE\_FTM0\_EXT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FTM0\_INIT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FTM1\_EXT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FTM1\_INIT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FTM2\_EXT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FTM2\_INIT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FTM3\_EXT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_FTM3\_INIT\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_LPI2C0\_MASTER\_TRIG, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPI2C0\_SLAVE\_TRIG, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPIT\_CH0, [756](#)
- TRGMUX\_TRIG\_SOURCE\_LPIT\_CH1, [756](#)
- TRGMUX\_TRIG\_SOURCE\_LPIT\_CH2, [756](#)
- TRGMUX\_TRIG\_SOURCE\_LPIT\_CH3, [756](#)
- TRGMUX\_TRIG\_SOURCE\_LPSPi0\_FRAME, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPSPi0\_RX\_DATA, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPSPi1\_FRAME, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPSPi1\_RX\_DATA, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPTMR0, [756](#)
- TRGMUX\_TRIG\_SOURCE\_LPUART0\_RX\_DATA, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPUART0\_RX\_IDLE, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPUART0\_TX\_DATA, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPUART1\_RX\_DATA, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPUART1\_RX\_IDLE, [757](#)
- TRGMUX\_TRIG\_SOURCE\_LPUART1\_TX\_DATA, [757](#)
- TRGMUX\_TRIG\_SOURCE\_PDB0\_CH0\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_PDB0\_PULSE\_OUT, [756](#)
- TRGMUX\_TRIG\_SOURCE\_PDB1\_CH0\_TRIG, [756](#)
- TRGMUX\_TRIG\_SOURCE\_PDB1\_PULSE\_OUT, [756](#)
- TRGMUX\_TRIG\_SOURCE\_RTC\_ALARM, [756](#)
- TRGMUX\_TRIG\_SOURCE\_RTC\_SECOND, [756](#)
- TRGMUX\_TRIG\_SOURCE\_SIM\_SW\_TRIG, [757](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN0, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN1, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN10, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN11, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN2, [756](#)

- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN3, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN4, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN5, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN6, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN7, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN8, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN9, [756](#)
- TRGMUX\_TRIG\_SOURCE\_VDD, [756](#)
- trgmux\_target\_module\_t, [754](#)
- trgmux\_trigger\_source\_t, [755](#)
- TRGMUX\_DRV\_Deinit
  - TRGMUX Driver, [757](#)
- TRGMUX\_DRV\_GetLockForTargetModule
  - TRGMUX Driver, [757](#)
- TRGMUX\_DRV\_GetTrigSourceForTargetModule
  - TRGMUX Driver, [757](#)
- TRGMUX\_DRV\_Init
  - TRGMUX Driver, [758](#)
- TRGMUX\_DRV\_SetLockForTargetModule
  - TRGMUX Driver, [758](#)
- TRGMUX\_DRV\_SetTrigSourceForTargetModule
  - TRGMUX Driver, [759](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC0\_ADHWT\_TLA3
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_ADC1\_ADHWT\_TLA3
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_CMP0\_SAMPLE\_IN←→PUT
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH0
  - TRGMUX Driver, [754](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH1
  - TRGMUX Driver, [754](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH2
  - TRGMUX Driver, [754](#)
- TRGMUX\_TARGET\_MODULE\_DMA\_CH3
  - TRGMUX Driver, [754](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FLEXIO\_TRG\_TIM3
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_FAULT2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM0\_HWTRIG0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_FAULT2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM1\_HWTRIG0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_FAULT2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM2\_HWTRIG0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM3\_FAULT2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_FTM3\_HWTRIG0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPI2C0\_TRG
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH1
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH2
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPIT\_TRG\_CH3
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPSPi0\_TRG
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPSPi1\_TRG
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPTMR0\_ALT0
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPUART0\_TRG
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_LPUART1\_TRG
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_PDB0\_TRG\_IN
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_PDB1\_TRG\_IN
  - TRGMUX Driver, [755](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT0
  - TRGMUX Driver, [754](#)
- TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT1
  - TRGMUX Driver, [754](#)

TRGMUX Driver, [754](#)  
TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT2  
TRGMUX Driver, [754](#)  
TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT3  
TRGMUX Driver, [754](#)  
TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT4  
TRGMUX Driver, [755](#)  
TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT5  
TRGMUX Driver, [755](#)  
TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT6  
TRGMUX Driver, [755](#)  
TRGMUX\_TARGET\_MODULE\_TRGMUX\_OUT7  
TRGMUX Driver, [755](#)  
TRGMUX\_TRIG\_SOURCE\_ADC0\_SC1A\_COCO  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_ADC0\_SC1B\_COCO  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_ADC1\_SC1A\_COCO  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_ADC1\_SC1B\_COCO  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_CMP0\_OUT  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_DISABLED  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG0  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG1  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG2  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_FLEXIO\_TRIG3  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_FTM0\_EXT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FTM0\_INIT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FTM1\_EXT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FTM1\_INIT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FTM2\_EXT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FTM2\_INIT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FTM3\_EXT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_FTM3\_INIT\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_LPI2C0\_MASTER\_TRIG  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPI2C0\_SLAVE\_TRIG  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPIT\_CH0  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_LPIT\_CH1  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_LPIT\_CH2  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_LPIT\_CH3  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_LPSP10\_FRAME  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPSP10\_RX\_DATA  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPSP11\_FRAME  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPSP11\_RX\_DATA  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPTMR0  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_LPUART0\_RX\_DATA  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPUART0\_RX\_IDLE  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPUART0\_TX\_DATA  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPUART1\_RX\_DATA  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPUART1\_RX\_IDLE  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_LPUART1\_TX\_DATA  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_PDB0\_CH0\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_PDB0\_PULSE\_OUT  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_PDB1\_CH0\_TRIG  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_PDB1\_PULSE\_OUT  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_RTC\_ALARM  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_RTC\_SECOND  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_SIM\_SW\_TRIG  
TRGMUX Driver, [757](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN0  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN1  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN10  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN11  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN2  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN3  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN4  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN5  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN6  
TRGMUX Driver, [756](#)  
TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN7

- TRGMUX Driver, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN8
  - TRGMUX Driver, [756](#)
- TRGMUX\_TRIG\_SOURCE\_TRGMUX\_IN9
  - TRGMUX Driver, [756](#)
- TRGMUX\_TRIG\_SOURCE\_VDD
  - TRGMUX Driver, [756](#)
- targetClockConfigIndex
  - clock\_notify\_struct\_t, [211](#)
- targetModule
  - trgmux\_inout\_mapping\_config\_t, [753](#)
- targetPowerConfigIndex
  - power\_manager\_notify\_struct\_t, [679](#)
- targetPowerConfigPtr
  - power\_manager\_notify\_struct\_t, [679](#)
- tclkConfig
  - sim\_clock\_config\_t, [222](#)
- tclkFreq
  - sim\_tclk\_config\_t, [220](#)
- timeCompensationRegisterLock
  - rtc\_register\_lock\_config\_t, [714](#)
- timeInvalidIntEnable
  - rtc\_interrupt\_config\_t, [713](#)
- timeoutCounter
  - lin\_state\_t, [510](#)
- timeoutCounterFlag
  - lin\_state\_t, [510](#)
- timeoutValue
  - wdog\_user\_config\_t, [807](#)
- timerGetTimeIntervalCallback
  - lin\_user\_config\_t, [508](#)
- timerGetTimeIntervalCallbackArr
  - Low level API, [629](#)
- timerMode
  - lpit\_user\_channel\_config\_t, [542](#)
- tl\_pdu\_ptr
  - lin\_transport\_layer\_queue\_t, [609](#)
- tl\_queue\_data
  - lin\_schedule\_data\_t, [608](#)
- tl\_rx\_queue
  - lin\_tl\_descriptor\_t, [612](#)
- tl\_rx\_queue\_data\_ptr
  - lin\_protocol\_user\_config\_t, [614](#)
- tl\_tx\_queue
  - lin\_tl\_descriptor\_t, [612](#)
- tl\_tx\_queue\_data\_ptr
  - lin\_protocol\_user\_config\_t, [614](#)
- traceClockConfig
  - sim\_clock\_config\_t, [222](#)
- trans
  - sbc\_status\_group\_t, [784](#)
- transEvtnt
  - sbc\_evn\_capt\_t, [783](#)
- transfer\_status\_t
  - LPSPi Driver, [559](#)
- transfer\_type
  - flexcan\_user\_config\_t, [423](#)
- transferSize
  - flexio\_spi\_master\_user\_config\_t, [465](#)
  - flexio\_spi\_slave\_user\_config\_t, [467](#)
- TransferType
  - sai\_user\_config\_t, [733](#)
- transferType
  - FlexCANState, [420](#)
  - lpi2c\_master\_user\_config\_t, [525](#)
  - lpi2c\_slave\_user\_config\_t, [526](#)
  - lpspi\_master\_config\_t, [553](#)
  - lpspi\_slave\_config\_t, [557](#)
  - lpspi\_state\_t, [556](#)
  - lpuart\_state\_t, [581](#)
  - lpuart\_user\_config\_t, [582](#)
- transmit\_error\_resp\_sig\_flg
  - lin\_protocol\_state\_t, [618](#)
- transmitStatus
  - lpuart\_state\_t, [581](#)
- Transport layer API, [760](#)
- trgmux\_inout\_mapping\_config\_t, [753](#)
  - lockTargetModuleReg, [753](#)
  - targetModule, [753](#)
  - triggerSource, [754](#)
- trgmux\_target\_module\_t
  - TRGMUX Driver, [754](#)
- trgmux\_trigger\_source\_t
  - TRGMUX Driver, [755](#)
- trgmux\_user\_config\_t, [754](#)
  - inOutMappingConfig, [754](#)
  - numInOutMappingConfigs, [754](#)
- trigger
  - adc\_converter\_config\_t, [167](#)
- Trigger MUX Control (TRGMUX), [761](#)
- triggerInput
  - pdb\_timer\_config\_t, [663](#)
- triggerMode
  - cmp\_module\_t, [241](#)
- triggerSel
  - adc\_converter\_config\_t, [167](#)
- triggerSelect
  - lpit\_user\_channel\_config\_t, [542](#)
- triggerSource
  - lpit\_user\_channel\_config\_t, [542](#)
  - trgmux\_inout\_mapping\_config\_t, [754](#)
- trimValue
  - pmc\_lpo\_clock\_config\_t, [818](#)
- trxe
  - sbc\_gl\_evtnt\_stat\_t, [780](#)
- tx\_msg\_size
  - lin\_tl\_descriptor\_t, [612](#)
- tx\_msg\_status
  - lin\_tl\_descriptor\_t, [612](#)
- txAccelerConfig
  - enet\_config\_t, [296](#)
- txBdBase
  - enet\_state\_t, [297](#)
- txBdCurrent
  - enet\_state\_t, [297](#)
- txBuff

- lin\_state\_t, [510](#)
- lpspi\_state\_t, [556](#)
- lpuart\_state\_t, [581](#)
- txCallback
  - lpuart\_state\_t, [581](#)
- txCallbackParam
  - lpuart\_state\_t, [581](#)
- txComplete
  - lpuart\_state\_t, [581](#)
- txCompleted
  - lin\_state\_t, [510](#)
- txConfig
  - enet\_config\_t, [296](#)
- txCount
  - lpspi\_state\_t, [556](#)
- txDMAChannel
  - flexio\_i2c\_master\_user\_config\_t, [441](#)
  - flexio\_i2s\_master\_user\_config\_t, [450](#)
  - flexio\_i2s\_slave\_user\_config\_t, [451](#)
  - flexio\_spi\_master\_user\_config\_t, [465](#)
  - flexio\_spi\_slave\_user\_config\_t, [467](#)
  - lpspi\_master\_config\_t, [553](#)
  - lpspi\_slave\_config\_t, [557](#)
  - lpspi\_state\_t, [556](#)
  - lpuart\_user\_config\_t, [582](#)
- txFrameCnt
  - lpspi\_state\_t, [556](#)
- txPin
  - flexio\_i2s\_master\_user\_config\_t, [450](#)
  - flexio\_i2s\_slave\_user\_config\_t, [451](#)
- txRingAligned
  - enet\_buffer\_config\_t, [295](#)
- txRingSize
  - enet\_buffer\_config\_t, [295](#)
- txSize
  - lin\_state\_t, [510](#)
  - lpuart\_state\_t, [581](#)
- type
  - edma\_scatter\_gather\_list\_t, [269](#)
- uDutyCyclePercent
  - ftm\_independent\_ch\_param\_t, [373](#)
- uFrequencyHZ
  - ftm\_pwm\_param\_t, [376](#)
- UJA1169 SBC Driver, [762](#)
  - LK0C, [789](#)
  - LK1C, [789](#)
  - LK2C, [789](#)
  - LK3C, [789](#)
  - LK4C, [789](#)
  - LK5C, [789](#)
  - LK6C, [789](#)
  - LKAC, [789](#)
  - SBC\_UJA\_CAN, [791](#)
  - SBC\_UJA\_CAN\_CFDC\_DIS, [786](#)
  - SBC\_UJA\_CAN\_CFDC\_EN, [786](#)
  - SBC\_UJA\_CAN\_CMC\_ACMODE\_DA, [786](#)
  - SBC\_UJA\_CAN\_CMC\_ACMODE\_DD, [786](#)
  - SBC\_UJA\_CAN\_CMC\_LISTEN, [786](#)
  - SBC\_UJA\_CAN\_CMC\_OFMODE, [786](#)
  - SBC\_UJA\_CAN\_CPNC\_DIS, [787](#)
  - SBC\_UJA\_CAN\_CPNC\_EN, [787](#)
  - SBC\_UJA\_CAN\_PNCOK\_DIS, [787](#)
  - SBC\_UJA\_CAN\_PNCOK\_EN, [787](#)
  - SBC\_UJA\_COUNT\_DMASK, [785](#)
  - SBC\_UJA\_COUNT\_ID\_REG, [785](#)
  - SBC\_UJA\_COUNT\_MASK, [785](#)
  - SBC\_UJA\_DAT\_MASK\_0, [791](#)
  - SBC\_UJA\_DAT\_MASK\_1, [791](#)
  - SBC\_UJA\_DAT\_MASK\_2, [791](#)
  - SBC\_UJA\_DAT\_MASK\_3, [791](#)
  - SBC\_UJA\_DAT\_MASK\_4, [791](#)
  - SBC\_UJA\_DAT\_MASK\_5, [791](#)
  - SBC\_UJA\_DAT\_MASK\_6, [791](#)
  - SBC\_UJA\_DAT\_MASK\_7, [791](#)
  - SBC\_UJA\_DAT\_RATE, [791](#)
  - SBC\_UJA\_DAT\_RATE\_CDR\_1000KB, [787](#)
  - SBC\_UJA\_DAT\_RATE\_CDR\_100KB, [787](#)
  - SBC\_UJA\_DAT\_RATE\_CDR\_125KB, [787](#)
  - SBC\_UJA\_DAT\_RATE\_CDR\_250KB, [787](#)
  - SBC\_UJA\_DAT\_RATE\_CDR\_500KB, [787](#)
  - SBC\_UJA\_DAT\_RATE\_CDR\_50KB, [787](#)
  - SBC\_UJA\_FAIL\_SAFE, [791](#)
  - SBC\_UJA\_FAIL\_SAFE\_LHC\_FLOAT, [787](#)
  - SBC\_UJA\_FAIL\_SAFE\_LHC\_LOW, [787](#)
  - SBC\_UJA\_FRAME\_CTR, [791](#)
  - SBC\_UJA\_FRAME\_CTR\_IDE\_11B, [788](#)
  - SBC\_UJA\_FRAME\_CTR\_IDE\_29B, [788](#)
  - SBC\_UJA\_FRAME\_CTR\_PNDM\_DCARE, [788](#)
  - SBC\_UJA\_FRAME\_CTR\_PNDM\_EVAL, [788](#)
  - SBC\_UJA\_GL\_EVNT\_STAT, [791](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_SUPE, [788](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_SUPE\_NO, [788](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_SYSE, [788](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_SYSE\_NO, [788](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_TRXE, [788](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_TRXE\_NO, [788](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_WPE, [789](#)
  - SBC\_UJA\_GL\_EVNT\_STAT\_WPE\_NO, [789](#)
  - SBC\_UJA\_IDENTIF, [792](#)
  - SBC\_UJA\_IDENTIF\_0, [791](#)
  - SBC\_UJA\_IDENTIF\_1, [791](#)
  - SBC\_UJA\_IDENTIF\_2, [791](#)
  - SBC\_UJA\_IDENTIF\_3, [791](#)
  - SBC\_UJA\_LOCK, [791](#)
  - SBC\_UJA\_MAIN, [791](#)
  - SBC\_UJA\_MAIN\_NMS\_NORMAL, [789](#)
  - SBC\_UJA\_MAIN\_NMS\_PWR\_UP, [789](#)
  - SBC\_UJA\_MAIN\_OTWS\_ABOVE, [789](#)
  - SBC\_UJA\_MAIN\_OTWS\_BELOW, [789](#)
  - SBC\_UJA\_MAIN\_RSS\_CAN\_WAKEUP, [790](#)
  - SBC\_UJA\_MAIN\_RSS\_DIAG\_WAKEUP, [790](#)
  - SBC\_UJA\_MAIN\_RSS\_ILLEG\_SLP, [790](#)
  - SBC\_UJA\_MAIN\_RSS\_ILLEG\_WATCH, [790](#)
  - SBC\_UJA\_MAIN\_RSS\_LFT\_OVERTM, [790](#)
  - SBC\_UJA\_MAIN\_RSS\_OFF\_MODE, [790](#)
  - SBC\_UJA\_MAIN\_RSS\_OVF\_SLP, [790](#)

[SBC\\_UJA\\_MAIN\\_RSS\\_RSTN\\_PULDW, 790](#)  
[SBC\\_UJA\\_MAIN\\_RSS\\_SLP\\_WAKEUP, 790](#)  
[SBC\\_UJA\\_MAIN\\_RSS\\_V1\\_UNDERV, 790](#)  
[SBC\\_UJA\\_MAIN\\_RSS\\_WAKE\\_SLP, 790](#)  
[SBC\\_UJA\\_MAIN\\_RSS\\_WATCH\\_OVF, 790](#)  
[SBC\\_UJA\\_MAIN\\_RSS\\_WATCH\\_TRIG, 790](#)  
[SBC\\_UJA\\_MASK\\_0, 791](#)  
[SBC\\_UJA\\_MASK\\_1, 791](#)  
[SBC\\_UJA\\_MASK\\_2, 791](#)  
[SBC\\_UJA\\_MASK\\_3, 791](#)  
[SBC\\_UJA\\_MEMORY\\_0, 791](#)  
[SBC\\_UJA\\_MEMORY\\_1, 791](#)  
[SBC\\_UJA\\_MEMORY\\_2, 791](#)  
[SBC\\_UJA\\_MEMORY\\_3, 791](#)  
[SBC\\_UJA\\_MODE, 791](#)  
[SBC\\_UJA\\_MODE\\_MC\\_NORMAL, 790](#)  
[SBC\\_UJA\\_MODE\\_MC\\_SLEEP, 790](#)  
[SBC\\_UJA\\_MODE\\_MC\\_STANDBY, 790](#)  
[SBC\\_UJA\\_MTPNV\\_CRC, 792](#)  
[SBC\\_UJA\\_MTPNV\\_STAT, 792](#)  
[SBC\\_UJA\\_MTPNV\\_STAT\\_ECCS, 790](#)  
[SBC\\_UJA\\_MTPNV\\_STAT\\_ECCS\\_NO, 790](#)  
[SBC\\_UJA\\_MTPNV\\_STAT\\_NVMP, 790](#)  
[SBC\\_UJA\\_MTPNV\\_STAT\\_NVMP\\_NO, 790](#)  
[SBC\\_UJA\\_REGULATOR, 791](#)  
[SBC\\_UJA\\_REGULATOR\\_PDC\\_HV, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_PDC\\_LV, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V1RTC\\_60, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V1RTC\\_70, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V1RTC\\_80, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V1RTC\\_90, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V2C\\_N, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V2C\\_N\\_S\\_R, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V2C\\_N\\_S\\_S\\_R, 792](#)  
[SBC\\_UJA\\_REGULATOR\\_V2C\\_OFF, 792](#)  
[SBC\\_UJA\\_SBC, 792](#)  
[SBC\\_UJA\\_SBC\\_FNMC\\_DIS, 793](#)  
[SBC\\_UJA\\_SBC\\_FNMC\\_EN, 793](#)  
[SBC\\_UJA\\_SBC\\_SDMC\\_DIS, 793](#)  
[SBC\\_UJA\\_SBC\\_SDMC\\_EN, 793](#)  
[SBC\\_UJA\\_SBC\\_SLPC\\_AC, 793](#)  
[SBC\\_UJA\\_SBC\\_SLPC\\_IG, 793](#)  
[SBC\\_UJA\\_SBC\\_V1RTSUC\\_60, 793](#)  
[SBC\\_UJA\\_SBC\\_V1RTSUC\\_70, 793](#)  
[SBC\\_UJA\\_SBC\\_V1RTSUC\\_80, 793](#)  
[SBC\\_UJA\\_SBC\\_V1RTSUC\\_90, 793](#)  
[SBC\\_UJA\\_START\\_UP, 792](#)  
[SBC\\_UJA\\_START\\_UP\\_RLC\\_01\\_01p5, 794](#)  
[SBC\\_UJA\\_START\\_UP\\_RLC\\_03p6\\_05, 794](#)  
[SBC\\_UJA\\_START\\_UP\\_RLC\\_10\\_12p5, 794](#)  
[SBC\\_UJA\\_START\\_UP\\_RLC\\_20\\_25p0, 794](#)  
[SBC\\_UJA\\_START\\_UP\\_V2SUC\\_00, 794](#)  
[SBC\\_UJA\\_START\\_UP\\_V2SUC\\_11, 794](#)  
[SBC\\_UJA\\_SUP\\_EVNT\\_STAT, 791](#)  
[SBC\\_UJA\\_SUP\\_EVNT\\_STAT\\_V1U, 794](#)  
[SBC\\_UJA\\_SUP\\_EVNT\\_STAT\\_V1U\\_NO, 794](#)  
[SBC\\_UJA\\_SUP\\_EVNT\\_STAT\\_V2O, 794](#)  
[SBC\\_UJA\\_SUP\\_EVNT\\_STAT\\_V2O\\_NO, 794](#)  
[SBC\\_UJA\\_SUP\\_EVNT\\_STAT\\_V2U, 794](#)  
[SBC\\_UJA\\_SUP\\_EVNT\\_STAT\\_V2U\\_NO, 794](#)  
[SBC\\_UJA\\_SUPPLY\\_EVNT, 791](#)  
[SBC\\_UJA\\_SUPPLY\\_EVNT\\_V1UE\\_DIS, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_EVNT\\_V1UE\\_EN, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_EVNT\\_V2OE\\_DIS, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_EVNT\\_V2OE\\_EN, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_EVNT\\_V2UE\\_DIS, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_EVNT\\_V2UE\\_EN, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_STAT, 791](#)  
[SBC\\_UJA\\_SUPPLY\\_STAT\\_V1S\\_VAB, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_STAT\\_V1S\\_VBE, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_STAT\\_V2S\\_DIS, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_STAT\\_V2S\\_VAB, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_STAT\\_V2S\\_VBE, 795](#)  
[SBC\\_UJA\\_SUPPLY\\_STAT\\_V2S\\_VOK, 795](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_OTWE\\_DIS, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_OTWE\\_EN, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_SPIFE\\_DIS, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_SPIFE\\_EN, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT, 791](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_OTW, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_OTW\\_NO, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_PO, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_PO\\_NO, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_SPIF, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_SPIF\\_NO, 796](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_WDF, 797](#)  
[SBC\\_UJA\\_SYS\\_EVNT\\_STAT\\_WDF\\_NO, 797](#)  
[SBC\\_UJA\\_SYSTEM\\_EVNT, 791](#)  
[SBC\\_UJA\\_TIMEOUT, 785](#)  
[SBC\\_UJA\\_TRANS\\_EVNT, 791](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_CBSE\\_DIS, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_CBSE\\_EN, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_CFE\\_DIS, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_CFE\\_EN, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_CWE\\_DIS, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_CWE\\_EN, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT, 791](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_CBS, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_CBS\\_NO, 797](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_CF, 798](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_CF\\_NO, 798](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_CW, 798](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_CW\\_NO, 798](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_PNFDE, 798](#)  
[SBC\\_UJA\\_TRANS\\_EVNT\\_STAT\\_PNFDE\\_NO, 798](#)  
[SBC\\_UJA\\_TRANS\\_STAT, 791](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_CBSS\\_ACT, 798](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_CBSS\\_INACT, 798](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_CFS\\_NO\\_TXD, 799](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_CFS\\_TXD, 799](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_COSCS\\_NRUN, 799](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_COSCS\\_RUN, 799](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_CPNERR\\_DET, 799](#)  
[SBC\\_UJA\\_TRANS\\_STAT\\_CPNERR\\_NO\\_DET, 799](#)

SBC\_UJA\_TRANS\_STAT\_CPNS\_ERR, 799  
 SBC\_UJA\_TRANS\_STAT\_CPNS\_OK, 799  
 SBC\_UJA\_TRANS\_STAT\_CTS\_ACT, 799  
 SBC\_UJA\_TRANS\_STAT\_CTS\_INACT, 799  
 SBC\_UJA\_TRANS\_STAT\_VCS\_AB, 800  
 SBC\_UJA\_TRANS\_STAT\_VCS\_BE, 800  
 SBC\_UJA\_WAKE\_EN, 791  
 SBC\_UJA\_WAKE\_EN\_WPFE\_DIS, 800  
 SBC\_UJA\_WAKE\_EN\_WPFE\_EN, 800  
 SBC\_UJA\_WAKE\_EN\_WPRE\_DIS, 800  
 SBC\_UJA\_WAKE\_EN\_WPRE\_EN, 800  
 SBC\_UJA\_WAKE\_EVNT\_STAT, 792  
 SBC\_UJA\_WAKE\_EVNT\_STAT\_WPF, 800  
 SBC\_UJA\_WAKE\_EVNT\_STAT\_WPF\_NO, 800  
 SBC\_UJA\_WAKE\_EVNT\_STAT\_WPR, 800  
 SBC\_UJA\_WAKE\_EVNT\_STAT\_WPR\_NO, 800  
 SBC\_UJA\_WAKE\_STAT, 791  
 SBC\_UJA\_WAKE\_STAT\_WPVS\_AB, 801  
 SBC\_UJA\_WAKE\_STAT\_WPVS\_BE, 801  
 SBC\_UJA\_WTDOG\_CTR, 791  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_1024, 801  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_128, 801  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_16, 801  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_256, 801  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_32, 801  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_4096, 801  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_64, 801  
 SBC\_UJA\_WTDOG\_CTR\_NWP\_8, 801  
 SBC\_UJA\_WTDOG\_CTR\_WMC\_AUTO, 801  
 SBC\_UJA\_WTDOG\_CTR\_WMC\_TIME, 801  
 SBC\_UJA\_WTDOG\_CTR\_WMC\_WIND, 801  
 SBC\_UJA\_WTDOG\_STAT, 791  
 SBC\_UJA\_WTDOG\_STAT\_FNMS\_N\_NORMAL, 802  
 SBC\_UJA\_WTDOG\_STAT\_FNMS\_NORMAL, 802  
 SBC\_UJA\_WTDOG\_STAT\_SDMS\_N\_NORMAL, 802  
 SBC\_UJA\_WTDOG\_STAT\_SDMS\_NORMAL, 802  
 SBC\_UJA\_WTDOG\_STAT\_WDS\_FIH, 802  
 SBC\_UJA\_WTDOG\_STAT\_WDS\_OFF, 802  
 SBC\_UJA\_WTDOG\_STAT\_WDS\_SEH, 802  
 sbc\_can\_cfdc\_t, 786  
 sbc\_can\_cmc\_t, 786  
 sbc\_can\_cpnc\_t, 786  
 sbc\_can\_pncok\_t, 787  
 sbc\_dat\_rate\_t, 787  
 sbc\_data\_mask\_t, 785  
 sbc\_fail\_safe\_lhc\_t, 787  
 sbc\_fail\_safe\_rcc\_t, 785  
 sbc\_frame\_ctr\_dlc\_t, 785  
 sbc\_frame\_ctr\_ide\_t, 787  
 sbc\_frame\_ctr\_pndm\_t, 788  
 sbc\_gl\_evnt\_stat\_supe\_t, 788  
 sbc\_gl\_evnt\_stat\_syse\_t, 788  
 sbc\_gl\_evnt\_stat\_trxe\_t, 788  
 sbc\_gl\_evnt\_stat\_wpe\_t, 788  
 sbc\_identif\_mask\_t, 786  
 sbc\_identifier\_t, 786  
 sbc\_lock\_t, 789  
 sbc\_main\_nms\_t, 789  
 sbc\_main\_otws\_t, 789  
 sbc\_main\_rss\_t, 789  
 sbc\_mode\_mc\_t, 790  
 sbc\_mtpnv\_stat\_eccs\_t, 790  
 sbc\_mtpnv\_stat\_nvmps\_t, 790  
 sbc\_mtpnv\_stat\_wrcnts\_t, 786  
 sbc\_register\_t, 790  
 sbc\_regulator\_pdc\_t, 792  
 sbc\_regulator\_v1rtc\_t, 792  
 sbc\_regulator\_v2c\_t, 792  
 sbc\_sbc\_fnmc\_t, 792  
 sbc\_sbc\_sdmc\_t, 793  
 sbc\_sbc\_slpc\_t, 793  
 sbc\_sbc\_v1rtsuc\_t, 793  
 sbc\_start\_up\_rlc\_t, 793  
 sbc\_start\_up\_v2suc\_t, 794  
 sbc\_sup\_evnt\_stat\_v1u\_t, 794  
 sbc\_sup\_evnt\_stat\_v2o\_t, 794  
 sbc\_sup\_evnt\_stat\_v2u\_t, 794  
 sbc\_supply\_evnt\_v1ue\_t, 794  
 sbc\_supply\_evnt\_v2oe\_t, 795  
 sbc\_supply\_evnt\_v2ue\_t, 795  
 sbc\_supply\_stat\_v1s\_t, 795  
 sbc\_supply\_stat\_v2s\_t, 795  
 sbc\_sys\_evnt\_otwe\_t, 795  
 sbc\_sys\_evnt\_spife\_t, 796  
 sbc\_sys\_evnt\_stat\_otw\_t, 796  
 sbc\_sys\_evnt\_stat\_po\_t, 796  
 sbc\_sys\_evnt\_stat\_spif\_t, 796  
 sbc\_sys\_evnt\_stat\_wdf\_t, 796  
 sbc\_trans\_evnt\_cbse\_t, 797  
 sbc\_trans\_evnt\_cfe\_t, 797  
 sbc\_trans\_evnt\_cwe\_t, 797  
 sbc\_trans\_evnt\_stat\_cbs\_t, 797  
 sbc\_trans\_evnt\_stat\_cf\_t, 798  
 sbc\_trans\_evnt\_stat\_cw\_t, 798  
 sbc\_trans\_evnt\_stat\_pnfde\_t, 798  
 sbc\_trans\_stat\_cbss\_t, 798  
 sbc\_trans\_stat\_cfs\_t, 798  
 sbc\_trans\_stat\_coscs\_t, 799  
 sbc\_trans\_stat\_cpncerr\_t, 799  
 sbc\_trans\_stat\_cpns\_t, 799  
 sbc\_trans\_stat\_cts\_t, 799  
 sbc\_trans\_stat\_vcs\_t, 799  
 sbc\_wake\_en\_wpfe\_t, 800  
 sbc\_wake\_en\_wpre\_t, 800  
 sbc\_wake\_evnt\_stat\_wpf\_t, 800  
 sbc\_wake\_evnt\_stat\_wpr\_t, 800  
 sbc\_wake\_stat\_wpvs\_t, 800  
 sbc\_wtdog\_ctr\_nwp\_t, 801  
 sbc\_wtdog\_ctr\_wmc\_t, 801  
 sbc\_wtdog\_stat\_fnms\_t, 801  
 sbc\_wtdog\_stat\_sdms\_t, 802  
 sbc\_wtdog\_stat\_wds\_t, 802  
 updateEnable  
 rtc\_init\_config\_t, 711

- wdog\_user\_config\_t, 807
- User provided call-outs, 803
  - l\_sys\_irq\_disable, 803
  - l\_sys\_irq\_restore, 803
- userAreaLock
  - flash\_mx25l6433f\_secure\_lock\_t, 405
- userGain
  - adc\_calibration\_t, 169
- userOffset
  - adc\_calibration\_t, 169
- v1rtc
  - sbc\_regulator\_t, 771
- v1rtsuc
  - sbc\_sbc\_t, 770
- v1s
  - sbc\_supply\_status\_t, 779
- v1u
  - sbc\_sup\_evnt\_stat\_t, 781
- v1ue
  - sbc\_supply\_evnt\_t, 771
- v2c
  - sbc\_regulator\_t, 771
- v2o
  - sbc\_sup\_evnt\_stat\_t, 781
- v2oe
  - sbc\_supply\_evnt\_t, 772
- v2s
  - sbc\_supply\_status\_t, 779
- v2suc
  - sbc\_start\_up\_t, 771
- v2u
  - sbc\_sup\_evnt\_stat\_t, 781
- v2ue
  - sbc\_supply\_evnt\_t, 772
- variant
  - lin\_product\_id\_t, 814
- vccrConfig
  - scg\_clock\_mode\_config\_t, 819
- vcs
  - sbc\_trans\_stat\_t, 780
- verifStatus
  - csec\_state\_t, 194
- vlpProt
  - smc\_power\_mode\_protection\_config\_t, 687
- voltage
  - cmp\_dac\_t, 239
- voltageRef
  - adc\_converter\_config\_t, 167
- voltageReferenceSource
  - cmp\_dac\_t, 239
- WDOG Driver, 804
  - WDOG\_BUS\_CLOCK, 808
  - WDOG\_DEBUG\_MODE, 808
  - WDOG\_DRV\_Deinit, 808
  - WDOG\_DRV\_GetConfig, 809
  - WDOG\_DRV\_GetCounter, 809
  - WDOG\_DRV\_GetDefaultConfig, 809
  - WDOG\_DRV\_GetTestMode, 809
  - WDOG\_DRV\_Init, 809
  - WDOG\_DRV\_SetInt, 810
  - WDOG\_DRV\_SetMode, 810
  - WDOG\_DRV\_SetTestMode, 810
  - WDOG\_DRV\_SetTimeout, 811
  - WDOG\_DRV\_SetWindow, 811
  - WDOG\_DRV\_Trigger, 811
  - WDOG\_LPO\_CLOCK, 808
  - WDOG\_SIRC\_CLOCK, 808
  - WDOG\_SOSC\_CLOCK, 808
  - WDOG\_STOP\_MODE, 808
  - WDOG\_TST\_DISABLED, 808
  - WDOG\_TST\_HIGH, 808
  - WDOG\_TST\_LOW, 808
  - WDOG\_TST\_USER, 808
  - WDOG\_WAIT\_MODE, 808
  - wdog\_clk\_source\_t, 808
  - wdog\_set\_mode\_t, 808
  - wdog\_test\_mode\_t, 808
- WDOG\_BUS\_CLOCK
  - WDOG Driver, 808
- WDOG\_DEBUG\_MODE
  - WDOG Driver, 808
- WDOG\_DRV\_Deinit
  - WDOG Driver, 808
- WDOG\_DRV\_GetConfig
  - WDOG Driver, 809
- WDOG\_DRV\_GetCounter
  - WDOG Driver, 809
- WDOG\_DRV\_GetDefaultConfig
  - WDOG Driver, 809
- WDOG\_DRV\_GetTestMode
  - WDOG Driver, 809
- WDOG\_DRV\_Init
  - WDOG Driver, 809
- WDOG\_DRV\_SetInt
  - WDOG Driver, 810
- WDOG\_DRV\_SetMode
  - WDOG Driver, 810
- WDOG\_DRV\_SetTestMode
  - WDOG Driver, 810
- WDOG\_DRV\_SetTimeout
  - WDOG Driver, 811
- WDOG\_DRV\_SetWindow
  - WDOG Driver, 811
- WDOG\_DRV\_Trigger
  - WDOG Driver, 811
- WDOG\_LPO\_CLOCK
  - WDOG Driver, 808
- WDOG\_SIRC\_CLOCK
  - WDOG Driver, 808
- WDOG\_SOSC\_CLOCK
  - WDOG Driver, 808
- WDOG\_STOP\_MODE
  - WDOG Driver, 808
- WDOG\_TST\_DISABLED
  - WDOG Driver, 808

- WDOG\_TST\_HIGH
  - WDOG Driver, [808](#)
- WDOG\_TST\_LOW
  - WDOG Driver, [808](#)
- WDOG\_TST\_USER
  - WDOG Driver, [808](#)
- WDOG\_WAIT\_MODE
  - WDOG Driver, [808](#)
- wait
  - wdog\_op\_mode\_t, [806](#)
- wakePin
  - sbc\_int\_config\_t, [777](#)
  - sbc\_status\_group\_t, [785](#)
- wakePinEvt
  - sbc\_evn\_capt\_t, [783](#)
- watchdog
  - sbc\_int\_config\_t, [777](#)
- Watchdog timer (WDOG), [812](#)
- watchdogCtr
  - drv\_config\_t, [813](#)
- wdf
  - sbc\_sys\_evt\_stat\_t, [781](#)
- wdog\_clk\_source\_t
  - WDOG Driver, [808](#)
- wdog\_op\_mode\_t, [806](#)
  - debug, [806](#)
  - stop, [806](#)
  - wait, [806](#)
- wdog\_set\_mode\_t
  - WDOG Driver, [808](#)
- wdog\_test\_mode\_t
  - WDOG Driver, [808](#)
- wdog\_user\_config\_t, [807](#)
  - clkSource, [807](#)
  - intEnable, [807](#)
  - opMode, [807](#)
  - prescalerEnable, [807](#)
  - timeoutValue, [807](#)
  - updateEnable, [807](#)
  - winEnable, [807](#)
  - windowValue, [807](#)
- wds
  - sbc\_wtdog\_status\_t, [778](#)
- whichPcs
  - lpspi\_master\_config\_t, [554](#)
  - lpspi\_slave\_config\_t, [557](#)
- winEnable
  - wdog\_user\_config\_t, [807](#)
- windowValue
  - wdog\_user\_config\_t, [807](#)
- Word0Width
  - sai\_user\_config\_t, [733](#)
- word\_status
  - lin\_protocol\_state\_t, [618](#)
- wordAddressable
  - qspi\_user\_config\_t, [698](#)
- WordNWidth
  - sai\_user\_config\_t, [733](#)
- workMode
  - lptmr\_config\_t, [571](#)
- wpe
  - sbc\_gl\_evt\_stat\_t, [780](#)
- wpf
  - sbc\_wake\_evt\_stat\_t, [782](#)
- wpfe
  - sbc\_wake\_t, [775](#)
- wpr
  - sbc\_wake\_evt\_stat\_t, [782](#)
- wpre
  - sbc\_wake\_t, [775](#)
- wrcnts
  - sbc\_mtpnv\_stat\_t, [784](#)
- writeTranspose
  - crc\_user\_config\_t, [182](#)
- wsPin
  - flexio\_i2s\_master\_user\_config\_t, [450](#)
  - flexio\_i2s\_slave\_user\_config\_t, [451](#)
- wtdog
  - sbc\_status\_group\_t, [785](#)
- YEAR\_RANGE\_END
  - Real Time Clock Driver, [715](#)
- YEAR\_RANGE\_START
  - Real Time Clock Driver, [715](#)
- year
  - rtc\_timedate\_t, [710](#)