S32 SDK
S32K148_features.h File Reference

Go to the source code of this file.

Macros

#define ERRATA_E9005
 
#define ERRATA_E6940
 
#define ERRATA_E10777
 
#define ERRATA_E10792
 
#define LPI2C_EDMA_REQ   {{(uint8_t)EDMA_REQ_LPI2C0_TX, (uint8_t)EDMA_REQ_LPI2C0_RX}, {(uint8_t)EDMA_REQ_LPI2C1_TX, (uint8_t)EDMA_REQ_LPI2C1_RX}}
 
#define LPI2C_PCC_CLOCKS   {LPI2C0_CLK, LPI2C1_CLK}
 
#define FEATURE_PCC_HAS_IN_USE_FEATURE   (0)
 
#define FEATURE_PINS_DRIVER_USING_PORT   (1)
 PORT Used for setting Pins. More...
 
#define FEATURE_PORT_HAS_PIN_CONTROL_LOCK   (1)
 
#define FEATURE_PINS_HAS_OPEN_DRAIN   (0)
 
#define FEATURE_PORT_HAS_DIGITAL_FILTER   (1)
 
#define FEATURE_PORT_HAS_DMA_REQUEST   (1)
 
#define FEATURE_PINS_HAS_PULL_SELECTION   (1)
 
#define FEATURE_PINS_HAS_SLEW_RATE   (0)
 
#define FEATURE_PORT_HAS_PASSIVE_FILTER   (1)
 
#define FEATURE_PINS_HAS_DRIVE_STRENGTH   (1)
 
#define FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL   (0)
 
#define FEATURE_SOC_PORT_COUNT   (5)
 
#define FEATURE_SOC_SCG_COUNT   (1)
 
#define FEATURE_SCG_SIRC_LOW_RANGE_FREQ   (2000000U)
 
#define FEATURE_SCG_SIRC_HIGH_RANGE_FREQ   (8000000U)
 
#define FEATURE_SCG_FIRC_FREQ0   (48000000U)
 
#define FEATURE_SCG_FIRC_FREQ1   (52000000U)
 
#define FEATURE_SCG_FIRC_FREQ2   (56000000U)
 
#define FEATURE_SCG_FIRC_FREQ3   (60000000U)
 
#define FEATURE_FLS_IS_FTFA   (0u)
 
#define FEATURE_FLS_IS_FTFC   (1u)
 
#define FEATURE_FLS_IS_FTFE   (0u)
 
#define FEATURE_FLS_IS_FTFL   (0u)
 
#define FEATURE_FLS_HAS_FLEX_RAM_FLAGS   (1u)
 
#define FEATURE_FLS_HAS_PF_SWAPPING_STATUS_FLAG   (0u)
 
#define FEATURE_FLS_HAS_EEROM_REGION_PROTECTION   (1u)
 
#define FEATURE_FLS_HAS_DATA_FLS_REGION_PROTECTION   (1u)
 
#define FEATURE_FLS_PF_BLOCK_COUNT   (3u)
 
#define FEATURE_FLS_PF_BLOCK_SIZE   (1572864u)
 
#define FEATURE_FLS_PF_BLOCK_SECTOR_SIZE   (4096u)
 
#define FEATURE_FLS_PF_BLOCK_WRITE_UNIT_SIZE   (8u)
 
#define FEATURE_FLS_HAS_PF_BLOCK_SWAP   (0u)
 
#define FEATURE_FLS_HAS_FLEX_NVM   (1u)
 
#define FEATURE_FLS_DF_BLOCK_COUNT   (1u)
 
#define FEATURE_FLS_DF_BLOCK_SIZE   (524288u)
 
#define FEATURE_FLS_DF_BLOCK_SECTOR_SIZE   (4096u)
 
#define FEATURE_FLS_DF_BLOCK_WRITE_UNIT_SIZE   (8u)
 
#define FEATURE_FLS_DF_START_ADDRESS   (0x10000000u)
 
#define FEATURE_FLS_HAS_FLEX_RAM   (1u)
 
#define FEATURE_FLS_FLEX_RAM_SIZE   (4096u)
 
#define FEATURE_FLS_FLEX_RAM_START_ADDRESS   (0x14000000u)
 
#define FEATURE_FLS_HAS_READ_1S_BLOCK_CMD   (1u)
 
#define FEATURE_FLS_HAS_READ_1S_SECTION_CMD   (1u)
 
#define FEATURE_FLS_HAS_PROGRAM_CHECK_CMD   (1u)
 
#define FEATURE_FLS_HAS_READ_RESOURCE_CMD   (0u)
 
#define FEATURE_FLS_HAS_PROGRAM_LONGWORD_CMD   (0u)
 
#define FEATURE_FLS_HAS_PROGRAM_PHRASE_CMD   (1u)
 
#define FEATURE_FLS_HAS_ERASE_BLOCK_CMD   (1u)
 
#define FEATURE_FLS_HAS_ERASE_SECTOR_CMD   (1u)
 
#define FEATURE_FLS_HAS_PROGRAM_SECTION_CMD   (1u)
 
#define FEATURE_FLS_HAS_READ_1S_ALL_BLOCKS_CMD   (1u)
 
#define FEATURE_FLS_HAS_READ_ONCE_CMD   (1u)
 
#define FEATURE_FLS_HAS_PROGRAM_ONCE_CMD   (1u)
 
#define FEATURE_FLS_HAS_ERASE_ALL_CMD   (1u)
 
#define FEATURE_FLS_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD   (1u)
 
#define FEATURE_FLS_HAS_SWAP_CONTROL_CMD   (0u)
 
#define FEATURE_FLS_HAS_ERASE_ALL_BLOCKS_UNSECURE_CMD   (1u)
 
#define FEATURE_FLS_HAS_PROGRAM_PARTITION_CMD   (1u)
 
#define FEATURE_FLS_HAS_SET_FLEXRAM_FUNCTION_CMD   (1u)
 
#define FEATURE_FLS_PF_BLOCK_CMD_ADDRESS_ALIGMENT   (16u)
 
#define FEATURE_FLS_PF_SECTOR_CMD_ADDRESS_ALIGMENT   (16u)
 
#define FEATURE_FLS_PF_SECTION_CMD_ADDRESS_ALIGMENT   (16u)
 
#define FEATURE_FLS_PF_RESOURCE_CMD_ADDRESS_ALIGMENT   (8u)
 
#define FEATURE_FLS_PF_CHECK_CMD_ADDRESS_ALIGMENT   (4u)
 
#define FEATURE_FLS_PF_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT   (0u)
 
#define FEATURE_FLS_DF_BLOCK_CMD_ADDRESS_ALIGMENT   (16u)
 
#define FEATURE_FLS_DF_SECTOR_CMD_ADDRESS_ALIGMENT   (16u)
 
#define FEATURE_FLS_DF_SECTION_CMD_ADDRESS_ALIGMENT   (16u)
 
#define FEATURE_FLS_DF_RESOURCE_CMD_ADDRESS_ALIGMENT   (8u)
 
#define FEATURE_FLS_DF_CHECK_CMD_ADDRESS_ALIGMENT   (4u)
 
#define FEATURE_FLS_DF_SIZE_0000   (0x00080000u)
 
#define FEATURE_FLS_DF_SIZE_0001   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_0010   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_0011   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_0100   (0x000070000u)
 
#define FEATURE_FLS_DF_SIZE_0101   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_0110   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_0111   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1000   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1001   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1010   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1011   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1100   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1101   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1110   (0xFFFFFFFFu)
 
#define FEATURE_FLS_DF_SIZE_1111   (0x00080000u)
 
#define FEATURE_FLS_EE_SIZE_0000   (0xFFFFu)
 
#define FEATURE_FLS_EE_SIZE_0001   (0xFFFFu)
 
#define FEATURE_FLS_EE_SIZE_0010   (0x1000u)
 
#define FEATURE_FLS_EE_SIZE_0011   (0x0800u)
 
#define FEATURE_FLS_EE_SIZE_0100   (0x0400u)
 
#define FEATURE_FLS_EE_SIZE_0101   (0x0200u)
 
#define FEATURE_FLS_EE_SIZE_0110   (0x0100u)
 
#define FEATURE_FLS_EE_SIZE_0111   (0x0080u)
 
#define FEATURE_FLS_EE_SIZE_1000   (0x0040u)
 
#define FEATURE_FLS_EE_SIZE_1001   (0x0020u)
 
#define FEATURE_FLS_EE_SIZE_1010   (0xFFFFu)
 
#define FEATURE_FLS_EE_SIZE_1011   (0xFFFFu)
 
#define FEATURE_FLS_EE_SIZE_1100   (0xFFFFu)
 
#define FEATURE_FLS_EE_SIZE_1101   (0xFFFFu)
 
#define FEATURE_FLS_EE_SIZE_1110   (0xFFFFu)
 
#define FEATURE_FLS_EE_SIZE_1111   (0x0000u)
 
#define FEATURE_CAN_RXFIFO_FRAME_AVAILABLE   (5U)
 
#define FEATURE_CAN_RXFIFO_WARNING   (6U)
 
#define FEATURE_CAN_RXFIFO_OVERFLOW   (7U)
 
#define FEATURE_CAN0_MAX_MB_NUM   (32U)
 
#define FEATURE_CAN1_MAX_MB_NUM   (32U)
 
#define FEATURE_CAN2_MAX_MB_NUM   (32U)
 
#define FEATURE_CAN_MAX_MB_NUM_ARRAY
 
#define FEATURE_CAN_HAS_PE_CLKSRC_SELECT   (1)
 
#define FEATURE_CAN_MAX_MB_NUM   (32U)
 
#define FEATURE_CAN_HAS_PRETENDED_NETWORKING   (1)
 
#define FEATURE_CAN_HAS_STFCNTEN_ENABLE   (0)
 
#define FEATURE_CAN_HAS_ISOCANFDEN_ENABLE   (1)
 
#define FEATURE_CAN_HAS_MBDSR1   (0)
 
#define FEATURE_CAN_HAS_MBDSR2   (0)
 
#define FEATURE_CAN_HAS_DMA_ENABLE   (1)
 
#define FEATURE_CAN_EDMA_REQUESTS
 
#define FEATURE_CAN_MB_IRQS_MAX_COUNT   (2U)
 
#define FEATURE_CAN_HAS_WAKE_UP_IRQ   (1U)
 
#define FEATURE_CAN_MB_IRQS
 
#define FEATURE_CAN_RAM_OFFSET   (0x00000080u)
 FlexCAN Embedded RAM address offset. More...
 
#define FEATURE_CAN_PE_CLK_NUM   2U
 Number of FlexCAN PE clock sources. More...
 
#define FLEXCAN_PE_CLOCK_NAMES   { FLEXCAN_CLK_SOURCE_SOSCDIV2, FLEXCAN_CLK_SOURCE_SYS }
 
#define FEATURE_CAN_HAS_SELF_WAKE_UP   (0)
 
#define FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS   (1)
 
#define FEATURE_LPUART_HAS_MODEM_SUPPORT   (1)
 
#define FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT   (1)
 
#define FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT   (1)
 
#define FEATURE_LPUART_FIFO_SIZE   (4U)
 
#define FEATURE_LPUART_HAS_ADDRESS_MATCHING   (1)
 
#define FEATURE_LPUART_HAS_DMA_ENABLE   (1)
 
#define FEATURE_LPUART_STAT_REG_FLAGS_MASK   (0xC01FC000U)
 
#define FEATURE_LPUART_FIFO_REG_FLAGS_MASK   (0x00030000U)
 
#define FEATURE_LPUART_DEFAULT_OSR   (0x0FUL)
 
#define FEATURE_LPUART_DEFAULT_SBR   (0x04UL)
 
#define LPUART_CLOCK_NAMES   {LPUART0_CLK, LPUART1_CLK, LPUART2_CLK}
 
#define FEATURE_FLEXIO_MAX_SHIFTER_COUNT   (4U)
 
#define FEATURE_FLEXIO_DMA_REQ_0   EDMA_REQ_FLEXIO_SHIFTER0
 
#define FEATURE_FLEXIO_DMA_REQ_1   EDMA_REQ_FLEXIO_SHIFTER1
 
#define FEATURE_FLEXIO_DMA_REQ_2   EDMA_REQ_FLEXIO_SHIFTER2_SAI1_RX
 
#define FEATURE_FLEXIO_DMA_REQ_3   EDMA_REQ_FLEXIO_SHIFTER3_SAI1_TX
 
#define LPSPI_DMA_INSTANCE   0U
 
#define LPI2C_DMA_INSTANCE   0U
 
#define FEATURE_PDB_ADC_CHANNEL_COUNT   (4U)
 
#define FEATURE_PDB_ADC_PRE_CHANNEL_COUNT   (8U)
 
#define FEATURE_PDB_PODLY_COUNT   (1U)
 
#define FEATURE_INTERRUPT_IRQ_MIN   (NonMaskableInt_IRQn)
 
#define FEATURE_INTERRUPT_IRQ_MAX   (FTM3_Ovf_Reload_IRQn)
 
#define FEATURE_NVIC_PRIO_BITS   (4U)
 
#define FEATURE_INTERRUPT_HAS_SOFTWARE_IRQ   (0u)
 
#define FEATURE_INTERRUPT_HAS_PENDING_STATE   (1u)
 
#define FEATURE_INTERRUPT_HAS_ACTIVE_STATE   (1u)
 
#define FEATURE_SCB_VECTKEY   (0x05FAU)
 
#define FEATURE_SMC_HAS_STOPO   (1)
 
#define FEATURE_SMC_HAS_PSTOPO   (0)
 
#define FEATURE_SMC_HAS_WAIT_VLPW   (0)
 
#define FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE   (1)
 
#define FEATURE_MPU_HARDWARE_REVISION_LEVEL   (1U)
 
#define FEATURE_MPU_HAS_PROCESS_IDENTIFIER   (1U)
 
#define FEATURE_MPU_MASTER_COUNT   (4U)
 
#define FEATURE_MPU_MAX_LOW_MASTER_NUMBER   (3U)
 
#define FEATURE_MPU_MAX_HIGH_MASTER_NUMBER   (7U)
 
#define FEATURE_MPU_LOW_MASTER_CONTROL_WIDTH   (6U)
 
#define FEATURE_MPU_HIGH_MASTER_CONTROL_WIDTH   (2U)
 
#define FEATURE_MPU_MASTER_CORE   (0U)
 
#define FEATURE_MPU_MASTER_DEBUGGER   (1U)
 
#define FEATURE_MPU_MASTER_DMA   (2U)
 
#define FEATURE_MPU_MASTER_ENET   (3U)
 
#define FEATURE_MPU_MASTER
 
#define FEATURE_MPU_SLAVE_COUNT   (5U)
 
#define FEATURE_MPU_SLAVE_FLASH_BOOTROM   (0U)
 
#define FEATURE_MPU_SLAVE_SRAM_BACKDOOR   (1U)
 
#define FEATURE_MPU_SLAVE_SRAM_L_FRONTDOOR   (2U)
 
#define FEATURE_MPU_SLAVE_SRAM_U_FRONTDOOR   (3U)
 
#define FEATURE_MPU_SLAVE_QUADSPI   (4U)
 
#define FEATURE_MPU_SLAVE_MASK   (0xF8000000U)
 
#define FEATURE_MPU_SLAVE_SHIFT   (27u)
 
#define FEATURE_MPU_SLAVE_WIDTH   (5u)
 
#define FEATURE_MPU_SLAVE(x)    (((uint32_t)(((uint32_t)(x))<<FEATURE_MPU_SLAVE_SHIFT))&FEATURE_MPU_SLAVE_MASK)
 
#define FEATURE_WDOG_UNLOCK_VALUE   (0xD928C520U)
 
#define FEATURE_WDOG_TRIGGER_VALUE   (0xB480A602U)
 
#define FEATURE_WDOG_TO_RESET_VALUE   (0x400U)
 
#define FEATURE_WDOG_MINIMUM_TIMEOUT_VALUE   (0x0U)
 
#define FEATURE_WDOG_WIN_RESET_VALUE   (0x0U)
 
#define FEATURE_WDOG_CS_RESERVED_MASK   (0x2000U)
 
#define FEATURE_WDOG_CLK_FROM_LPO   (0x1UL)
 
#define FEATURE_WDOG_UNLOCK16_FIRST_VALUE   (0xC520U)
 
#define FEATURE_WDOG_UNLOCK16_SECOND_VALUE   (0xD928U)
 
#define FEATURE_WDOG_TRIGGER16_FIRST_VALUE   (0xA602U)
 
#define FEATURE_WDOG_TRIGGER16_SECOND_VALUE   (0xB480U)
 
#define FEATURE_EDMA_MODULE_CHANNELS   (16U)
 
#define FEATURE_CHANNEL_INTERRUPT_LINES   (16U)
 
#define FEATURE_ERROR_INTERRUPT_LINES   (1U)
 
#define FEATURE_EDMA_HAS_ERROR_IRQ
 
#define FEATURE_EDMA_SEPARATE_IRQ_LINES_PER_CHN
 
#define FEATURE_EDMA_CHN_TO_DCHPRI_INDEX(x)   ((x) ^ 3U)
 
#define FEATURE_EDMA_CHANNEL_GROUP_COUNT   (1U)
 
#define FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT   (16U)
 
#define EDMA_CLOCK_NAMES   {SIM_DMA_CLK}
 
#define FEATURE_DMAMUX_MODULE_CHANNELS   (16U)
 
#define FEATURE_DMAMUX_HAS_TRIG   (1)
 
#define FEATURE_DMAMUX_REQ_SRC_TO_CHN(x)   (x)
 
#define FEATURE_DMAMUX_REQ_SRC_TO_INSTANCE(x)   (0U)
 
#define FEATURE_DMAMUX_CHN_FOR_EDMA_CHN(x)   (x)
 
#define FEATURE_DMAMUX_CHN_REG_INDEX(x)   (x)
 
#define DMAMUX_CLOCK_NAMES   {DMAMUX0_CLK}
 
#define LPI2C_HAS_FAST_PLUS_MODE   (0U)
 
#define LPI2C_HAS_HIGH_SPEED_MODE   (0U)
 
#define LPI2C_HAS_ULTRA_FAST_MODE   (0U)
 
#define FEATURE_FTM_CHANNEL_COUNT   (8U)
 
#define FTM_FEATURE_FAULT_CHANNELS   (4U)
 
#define FTM_FEATURE_COMBINE_CHAN_CTRL_WIDTH   (8U)
 
#define FTM_FEATURE_OUTPUT_CHANNEL_OFFSET   (16U)
 
#define FTM_FEATURE_CNT_MAX_VALUE_U32   (0x0000FFFFU)
 
#define FTM_FEATURE_INPUT_CAPTURE_SINGLE_SHOT   (2U)
 
#define FEATURE_FTM_HAS_SUPPORTED_DITHERING   (1U)
 
#define FEATURE_CRC_DRIVER_S32K1xx   (1)
 
#define CRC_DEFAULT_WIDTH   CRC_BITS_16
 
#define CRC_DEFAULT_READ_TRANSPOSE   CRC_TRANSPOSE_NONE
 
#define CRC_DEFAULT_POLYNOMIAL   (0x1021U)
 
#define FEATURE_EWM_KEY_FIRST_BYTE   (0xB4U)
 
#define FEATURE_EWM_KEY_SECOND_BYTE   (0x2CU)
 
#define FEATURE_EWM_CMPH_MAX_VALUE   (0xFEU)
 
#define FEATURE_EWM_CMPL_MIN_VALUE   (0x00U)
 
#define PCC_INVALID_INDEX   0
 
#define PCC_CLOCK_NAME_MAPPINGS
 PCC clock name mappings Mappings between clock names and peripheral clock control indexes. If there is no peripheral clock control index for a clock name, then the corresponding value is PCC_INVALID_INDEX. More...
 
#define NO_PERIPHERAL_FEATURE   (0U) /* It's not a peripheral instance, there is no peripheral feature. */
 Peripheral instance features List of features that are supported by a peripheral instance. More...
 
#define HAS_CLOCK_GATING_IN_SIM   (1U << 0U) /* Clock gating is implemented in SIM (it's not in PCC) */
 
#define HAS_MULTIPLIER   (1U << 1U) /* Multiplier is implemented in PCC */
 
#define HAS_DIVIDER   (1U << 2U) /* Divider is implemented in PCC */
 
#define HAS_PROTOCOL_CLOCK_FROM_ASYNC1   (1U << 3U) /* Functional clock source is provided by the first asynchronous clock. */
 
#define HAS_PROTOCOL_CLOCK_FROM_ASYNC2   (1U << 4U) /* Functional clock source is provided by the second asynchronous clock. */
 
#define HAS_INT_CLOCK_FROM_BUS_CLOCK   (1U << 5U) /* Interface clock is provided by the bus clock. */
 
#define HAS_INT_CLOCK_FROM_SYS_CLOCK   (1U << 6U) /* Interface clock is provided by the sys clock. */
 
#define HAS_INT_CLOCK_FROM_SLOW_CLOCK   (1U << 7U) /* Interface clock is provided by the slow clock. */
 
#define PERIPHERAL_FEATURES
 Peripheral features. List of features for each clock name. If a clock name is not a peripheral, no feature is supported. More...
 
#define SIRC_STABILIZATION_TIMEOUT   26U;
 
#define FIRC_STABILIZATION_TIMEOUT   10U;
 
#define SOSC_STABILIZATION_TIMEOUT   3205000U;
 
#define SPLL_STABILIZATION_TIMEOUT   1000U;
 
#define MAX_FREQ_VLPR   0U
 Maximum frequencies of core, bus and flash clocks. Each entry represents the maximum frequency of SYS_CLK (CORE_CLK), BUS_CLK, SLOW_CLK (FLASH_CLK) in VLPR, RUN and HSRUN modes. More...
 
#define MAX_FREQ_RUN   1U
 
#define MAX_FREQ_HSRUN   2U
 
#define MAX_FREQ_SYS_CLK   0U
 
#define MAX_FREQ_BUS_CLK   1U
 
#define MAX_FREQ_SLOW_CLK   2U
 
#define MAX_FREQ_MODES_NO   3U
 
#define MAX_FREQ_CLK_NO   3U
 
#define CLOCK_MAX_FREQUENCIES
 
#define TMP_SIRC_CLK   0U
 Temporary system clock source configurations. Each line represents the SYS(CORE), BUS and SLOW(FLASH) dividers for SIRC, FIRC, SOSC and SPLL clock sources. More...
 
#define TMP_FIRC_CLK   1U
 
#define TMP_SOSC_CLK   2U
 
#define TMP_SPLL_CLK   3U
 
#define TMP_SYS_DIV   0U
 
#define TMP_BUS_DIV   1U
 
#define TMP_SLOW_DIV   2U
 
#define TMP_SYS_CLK_NO   4U
 
#define TMP_SYS_DIV_NO   3U
 
#define TMP_SYSTEM_CLOCK_CONFIGS
 
#define CORE_CLOCK   CORE_CLK
 
#define BUS_CLOCK   BUS_CLK
 
#define SLOW_CLOCK   SLOW_CLK
 
#define CLKOUT_CLOCK   CLKOUT_CLK
 
#define SIRC_CLOCK   SIRC_CLK
 
#define FIRC_CLOCK   FIRC_CLK
 
#define SOSC_CLOCK   SOSC_CLK
 
#define SPLL_CLOCK   SPLL_CLK
 
#define RTC_CLKIN_CLOCK   RTC_CLKIN_CLK
 
#define SCG_CLKOUT_CLOCK   SCG_CLKOUT_CLK
 
#define SIM_RTCCLK_CLOCK   SIM_RTCCLK_CLK
 
#define SIM_LPO_CLOCK   SIM_LPO_CLK
 
#define SIM_LPO_1K_CLOCK   SIM_LPO_1K_CLK
 
#define SIM_LPO_32K_CLOCK   SIM_LPO_32K_CLK
 
#define SIM_LPO_128K_CLOCK   SIM_LPO_128K_CLK
 
#define SIM_EIM_CLOCK   SIM_EIM_CLK
 
#define SIM_ERM_CLOCK   SIM_ERM_CLK
 
#define SIM_DMA_CLOCK   SIM_DMA_CLK
 
#define SIM_MPU_CLOCK   SIM_MPU_CLK
 
#define SIM_MSCM_CLOCK   SIM_MSCM_CLK
 
#define PCC_DMAMUX0_CLOCK   DMAMUX0_CLK
 
#define PCC_CRC0_CLOCK   CRC0_CLK
 
#define PCC_RTC0_CLOCK   RTC0_CLK
 
#define PCC_PORTA_CLOCK   PORTA_CLK
 
#define PCC_PORTB_CLOCK   PORTB_CLK
 
#define PCC_PORTC_CLOCK   PORTC_CLK
 
#define PCC_PORTD_CLOCK   PORTD_CLK
 
#define PCC_PORTE_CLOCK   PORTE_CLK
 
#define PCC_EWM0_CLOCK   EWM0_CLK
 
#define PCC_CMP0_CLOCK   CMP0_CLK
 
#define PCC_FlexCAN0_CLOCK   FlexCAN0_CLK
 
#define PCC_FlexCAN1_CLOCK   FlexCAN1_CLK
 
#define PCC_FlexCAN2_CLOCK   FlexCAN2_CLK
 
#define PCC_PDB1_CLOCK   PDB1_CLK
 
#define PCC_PDB0_CLOCK   PDB0_CLK
 
#define PCC_FTFC0_CLOCK   FTFC0_CLK
 
#define PCC_FTM0_CLOCK   FTM0_CLK
 
#define PCC_FTM1_CLOCK   FTM1_CLK
 
#define PCC_FTM2_CLOCK   FTM2_CLK
 
#define PCC_FTM3_CLOCK   FTM3_CLK
 
#define PCC_ADC1_CLOCK   ADC1_CLK
 
#define PCC_LPSPI0_CLOCK   LPSPI0_CLK
 
#define PCC_LPSPI1_CLOCK   LPSPI1_CLK
 
#define PCC_LPSPI2_CLOCK   LPSPI2_CLK
 
#define PCC_LPIT0_CLOCK   LPIT0_CLK
 
#define PCC_ADC0_CLOCK   ADC0_CLK
 
#define PCC_LPTMR0_CLOCK   LPTMR0_CLK
 
#define PCC_FLEXIO0_CLOCK   FLEXIO0_CLK
 
#define PCC_LPI2C0_CLOCK   LPI2C0_CLK
 
#define PCC_LPUART0_CLOCK   LPUART0_CLK
 
#define PCC_LPUART1_CLOCK   LPUART1_CLK
 
#define PCC_LPUART2_CLOCK   LPUART2_CLK
 
#define FEATURE_CSEC_PAGE_LENGTH_OFFSET   (0xEU)
 CSE_PRAM offset of the page length parameter used by the following commands: CMD_ENC_ECB, CMD_ENC_CBC, CMD_DEC_ECB, CMD_DEC_CBC, CMD_MP_COMPRESS. More...
 
#define FEATURE_CSEC_MESSAGE_LENGTH_OFFSET   (0xCU)
 CSE_PRAM offset of the message length parameter used by the following commands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (both copy and pointer methods) More...
 
#define FEATURE_CSEC_MAC_LENGTH_OFFSET   (0x8U)
 CSE_PRAM offset of the MAC length parameter used by the following commands: CMD_VERIFY_MAC (both copy and pointer methods) More...
 
#define FEATURE_CSEC_BOOT_SIZE_OFFSET   (0x1CU)
 CSE_PRAM offset of the boot size parameter used by the following commands: CMD_BOOT_DEFINE. More...
 
#define FEATURE_CSEC_BOOT_FLAVOR_OFFSET   (0x1BU)
 CSE_PRAM offset of the boot flavor parameter used by the following commands: CMD_BOOT_DEFINE. More...
 
#define FEATURE_CSEC_FLASH_START_ADDRESS_OFFSET   (0x10U)
 CSE_PRAM offset of the Flash start address parameter used by the following commands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (pointer method) More...
 
#define FEATURE_CSEC_VERIFICATION_STATUS_OFFSET   (0x14U)
 CSE_PRAM offset of the verification status parameter used by the following commands: CMD_VERIFY_MAC (both copy and pointer methods) More...
 
#define FEATURE_CSEC_ERROR_BITS_OFFSET   (0x4U)
 CSE_PRAM offset of the error bits field contained by all commands. More...
 
#define FEATURE_CSEC_SREG_OFFSET   (0x2FU)
 CSE_PRAM offset of the SREG parameter used by the following commands: CMD_GET_ID. More...
 
#define FEATURE_CSEC_PAGE_0_OFFSET   (0x0U)
 CSE_PRAM offset of page 0. More...
 
#define FEATURE_CSEC_PAGE_1_OFFSET   (0x10U)
 CSE_PRAM offset of page 1. More...
 
#define FEATURE_CSEC_PAGE_2_OFFSET   (0x20U)
 CSE_PRAM offset of page 2. More...
 
#define FEATURE_CSEC_PAGE_3_OFFSET   (0x30U)
 CSE_PRAM offset of page 3. More...
 
#define FEATURE_CSEC_PAGE_4_OFFSET   (0x40U)
 CSE_PRAM offset of page 4. More...
 
#define FEATURE_CSEC_PAGE_5_OFFSET   (0x50U)
 CSE_PRAM offset of page 5. More...
 
#define FEATURE_CSEC_PAGE_6_OFFSET   (0x60U)
 CSE_PRAM offset of page 6. More...
 
#define FEATURE_CSEC_PAGE_7_OFFSET   (0x70U)
 CSE_PRAM offset of page 7. More...
 
#define FEATURE_ADC_HAS_EXTRA_NUM_REGS   (1)
 ADC feature flag for extended number of SC1 and R registers, generically named 'alias registers'. More...
 
#define FEATURE_ADC_MAX_NUM_EXT_CHANS   (32)
 ADC feature flag for defining number of external ADC channels. If each ADC instance has different number of external channels, then this define is set with the maximum value. More...
 
#define ADC_CTRL_CHANS_COUNT   ADC_aSC1_COUNT
 ADC number of control channels. More...
 
#define ADC_DEFAULT_SAMPLE_TIME   (0x0CU)
 ADC default Sample Time from RM. More...
 
#define ADC_DEFAULT_USER_GAIN   (0x04U)
 ADC default User Gain from RM. More...
 
#define FEATURE_MSCM_HAS_INTERRUPT_ROUTER   (0)
 
#define FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER   (0)
 
#define SAI0_CHANNEL_COUNT   4U
 
#define SAI1_CHANNEL_COUNT   1U
 
#define SAI_MAX_CHANNEL_COUNT   4U
 
#define FEATURE_ENET_CLOCK_NAMES   { CORE_CLK }
 ENET peripheral clock names. More...
 
#define FEATURE_ENET_TX_IRQS   ENET_TX_IRQS
 The transmission interrupts. More...
 
#define FEATURE_ENET_RX_IRQS   ENET_RX_IRQS
 The reception interrupts. More...
 
#define FEATURE_ENET_ERR_IRQS   ENET_ERR_IRQS
 The error interrupts. More...
 
#define FEATURE_ENET_WAKE_IRQS   ENET_WAKE_IRQS
 The wakeup interrupts. More...
 
#define FEATURE_ENET_COUNTERS_OFFSET_WORDS   0x80
 The offset of the counters region relative to the base address, in words. More...
 
#define FEATURE_ENET_MDC_MAX_FREQUENCY   2500000U
 The maximum supported frequency for MDC, in Hz. More...
 
#define FEATURE_ENET_MDIO_MIN_HOLD_TIME_NS   10U
 Minimum hold time on the MDIO output, in nanoseconds. More...
 
#define FEATURE_ENET_BUFF_ALIGNMENT   (16U)
 Definitions used for aligning the data buffers. More...
 
#define FEATURE_ENET_BUFFDESCR_ALIGNMENT   (16U)
 Definitions used for aligning the buffer descriptors. More...
 
#define FEATURE_ENET_HAS_AVB   (0)
 Has AVB (Audio Video Bridging, IEEE 802.1Qav) related features. More...
 
#define FEATURE_ENET_HAS_RECEIVE_PARSER   (0)
 Has receive frame parser feature. More...
 
#define FEATURE_ENET_DEFAULT_PHY_IF   ENET_MII_MODE
 Default configuration for the PHY interface. More...
 
#define FEATURE_QSPI_ARDB_BASE   0x67000000U
 First address of QuadSPI Rx Buffer on system memory map. More...
 
#define FEATURE_QSPI_ARDB_END   0x67FFFFFFU
 Last address of QuadSPI Rx Buffer on system memory map. More...
 
#define FEATURE_QSPI_AMBA_BASE   0x68000000U
 First address of the serial flash device on the AHB bus. More...
 
#define FEATURE_QSPI_AMBA_END   0x6FFFFFFFU
 Last address of the serial flash device on the AHB bus. More...
 
#define FEATURE_QSPI_AHB_BUF_SIZE   1024U
 Size of AHB buffer. More...
 
#define FEATURE_QSPI_DMA_TX_REQ   {EDMA_REQ_QUADSPI_TX}
 List of DMA Tx requests. More...
 
#define FEATURE_QSPI_DMA_RX_REQ   {EDMA_REQ_QUADSPI_RX}
 List of DMA Rx requests. More...
 
#define FEATURE_OSIF_USE_SYSTICK   (1)
 
#define FEATURE_OSIF_FREERTOS_ISR_CONTEXT_METHOD   (1) /* Cortex M device */
 
#define FEATURE_TRGMUX_HAS_EXTENDED_NUM_TRIGS   (1)
 
#define FEATURE_LPSPI_STATE_STRUCTURES_NULL   {NULL, NULL, NULL}
 

Enumerations

enum  flexcan_clk_source_t { FLEXCAN_CLK_SOURCE_SOSCDIV2 = 0U, FLEXCAN_CLK_SOURCE_SYS = 1U }
 
enum  dma_request_source_t {
  EDMA_REQ_DISABLED = 0U, ENET_MAC0_TIMER_OR_CH0_CH3 = 1U, EDMA_REQ_LPUART0_RX = 2U, EDMA_REQ_LPUART0_TX = 3U,
  EDMA_REQ_LPUART1_RX = 4U, EDMA_REQ_LPUART1_TX = 5U, EDMA_REQ_LPUART2_RX = 6U, EDMA_REQ_LPUART2_TX = 7U,
  EDMA_REQ_LPI2C1_RX = 8U, EDMA_REQ_LPI2C1_TX = 9U, EDMA_REQ_FLEXIO_SHIFTER0 = 10U, EDMA_REQ_FLEXIO_SHIFTER1 = 11U,
  EDMA_REQ_FLEXIO_SHIFTER2_SAI1_RX = 12U, EDMA_REQ_FLEXIO_SHIFTER3_SAI1_TX = 13U, EDMA_REQ_LPSPI0_RX = 14U, EDMA_REQ_LPSPI0_TX = 15U,
  EDMA_REQ_LPSPI1_RX = 16U, EDMA_REQ_LPSPI1_TX = 17U, EDMA_REQ_LPSPI2_RX = 18U, EDMA_REQ_LPSPI2_TX = 19U,
  EDMA_REQ_FTM1_CHANNEL_0 = 20U, EDMA_REQ_FTM1_CHANNEL_1 = 21U, EDMA_REQ_FTM1_CHANNEL_2 = 22U, EDMA_REQ_FTM1_CHANNEL_3 = 23U,
  EDMA_REQ_FTM1_CHANNEL_4 = 24U, EDMA_REQ_FTM1_CHANNEL_5 = 25U, EDMA_REQ_FTM1_CHANNEL_6 = 26U, EDMA_REQ_FTM1_CHANNEL_7 = 27U,
  EDMA_REQ_FTM2_CHANNEL_0 = 28U, EDMA_REQ_FTM2_CHANNEL_1 = 29U, EDMA_REQ_FTM2_CHANNEL_2 = 30U, EDMA_REQ_FTM2_CHANNEL_3 = 31U,
  EDMA_REQ_FTM2_CHANNEL_4 = 32U, EDMA_REQ_FTM2_CHANNEL_5 = 33U, EDMA_REQ_FTM2_CHANNEL_6 = 34U, EDMA_REQ_FTM2_CHANNEL_7 = 35U,
  EDMA_REQ_FTM0_OR_CH0_CH7 = 36U, EDMA_REQ_FTM3_OR_CH0_CH7 = 37U, EDMA_REQ_FTM4_OR_CH0_CH7 = 38U, EDMA_REQ_FTM5_OR_CH0_CH7 = 39U,
  EDMA_REQ_FTM6_OR_CH0_CH7 = 40U, EDMA_REQ_FTM7_OR_CH0_CH7 = 41U, EDMA_REQ_ADC0 = 42U, EDMA_REQ_ADC1 = 43U,
  EDMA_REQ_LPI2C0_RX = 44U, EDMA_REQ_LPI2C0_TX = 45U, EDMA_REQ_PDB0 = 46U, EDMA_REQ_PDB1 = 47U,
  EDMA_REQ_CMP0 = 48U, EDMA_REQ_PORTA = 49U, EDMA_REQ_PORTB = 50U, EDMA_REQ_PORTC = 51U,
  EDMA_REQ_PORTD = 52U, EDMA_REQ_PORTE = 53U, EDMA_REQ_FLEXCAN0 = 54U, EDMA_REQ_FLEXCAN1 = 55U,
  EDMA_REQ_FLEXCAN2 = 56U, EDMA_REQ_SAI0_RX = 57U, EDMA_REQ_SAI0_TX = 58U, EDMA_REQ_LPTMR0 = 59U,
  EDMA_REQ_QUADSPI_RX = 60U, EDMA_REQ_QUADSPI_TX = 61U, EDMA_REQ_DMAMUX_ALWAYS_ENABLED0 = 62U, EDMA_REQ_DMAMUX_ALWAYS_ENABLED1 = 63U
}
 Structure for the DMA hardware request. More...
 
enum  clock_names_t {
  CORE_CLK = 0u, BUS_CLK = 1u, SLOW_CLK = 2u, CLKOUT_CLK = 3u,
  SIRC_CLK = 4u, FIRC_CLK = 5u, SOSC_CLK = 6u, SPLL_CLK = 7u,
  RTC_CLKIN_CLK = 8u, SCG_CLKOUT_CLK = 9u, SIRCDIV1_CLK = 10u, SIRCDIV2_CLK = 11u,
  FIRCDIV1_CLK = 12u, FIRCDIV2_CLK = 13u, SOSCDIV1_CLK = 14u, SOSCDIV2_CLK = 15u,
  SPLLDIV1_CLK = 16u, SPLLDIV2_CLK = 17u, SCG_END_OF_CLOCKS = 18u, SIM_FTM0_CLOCKSEL = 21u,
  SIM_FTM1_CLOCKSEL = 22u, SIM_FTM2_CLOCKSEL = 23u, SIM_FTM3_CLOCKSEL = 24u, SIM_FTM4_CLOCKSEL = 25u,
  SIM_FTM5_CLOCKSEL = 26u, SIM_FTM6_CLOCKSEL = 27u, SIM_FTM7_CLOCKSEL = 28u, SIM_CLKOUTSELL = 29u,
  SIM_RTCCLK_CLK = 30u, SIM_LPO_CLK = 31u, SIM_LPO_1K_CLK = 32u, SIM_LPO_32K_CLK = 33u,
  SIM_LPO_128K_CLK = 34u, SIM_EIM_CLK = 35u, SIM_ERM_CLK = 36u, SIM_DMA_CLK = 37u,
  SIM_MPU_CLK = 38u, SIM_MSCM_CLK = 39u, SIM_END_OF_CLOCKS = 40u, CMP0_CLK = 41u,
  CRC0_CLK = 42u, DMAMUX0_CLK = 43u, EWM0_CLK = 44u, PORTA_CLK = 45u,
  PORTB_CLK = 46u, PORTC_CLK = 47u, PORTD_CLK = 48u, PORTE_CLK = 49u,
  QSPI0_CLK = 50u, RTC0_CLK = 51u, SAI0_CLK = 52u, SAI1_CLK = 53u,
  PCC_END_OF_BUS_CLOCKS = 54u, FlexCAN0_CLK = 55u, FlexCAN1_CLK = 56u, FlexCAN2_CLK = 57u,
  PDB0_CLK = 58u, PDB1_CLK = 59u, PCC_END_OF_SYS_CLOCKS = 60u, FTFC0_CLK = 61u,
  PCC_END_OF_SLOW_CLOCKS = 62u, ENET0_CLK = 63u, FTM0_CLK = 64u, FTM1_CLK = 65u,
  FTM2_CLK = 66u, FTM3_CLK = 67u, FTM4_CLK = 68u, FTM5_CLK = 69u,
  FTM6_CLK = 70u, FTM7_CLK = 71u, PCC_END_OF_ASYNCH_DIV1_CLOCKS = 72u, ADC0_CLK = 73u,
  ADC1_CLK = 74u, FLEXIO0_CLK = 75u, LPI2C0_CLK = 76u, LPI2C1_CLK = 77u,
  LPIT0_CLK = 78u, LPSPI0_CLK = 79u, LPSPI1_CLK = 80u, LPSPI2_CLK = 81u,
  LPTMR0_CLK = 82u, LPUART0_CLK = 83u, LPUART1_CLK = 84u, LPUART2_CLK = 85u,
  PCC_END_OF_ASYNCH_DIV2_CLOCKS = 86u, PCC_END_OF_CLOCKS = 87u, CLOCK_NAME_COUNT = 88u
}
 Clock names. More...
 

Macro Definition Documentation

#define ADC_CTRL_CHANS_COUNT   ADC_aSC1_COUNT

ADC number of control channels.

Definition at line 1210 of file S32K148_features.h.

#define ADC_DEFAULT_SAMPLE_TIME   (0x0CU)

ADC default Sample Time from RM.

Definition at line 1216 of file S32K148_features.h.

#define ADC_DEFAULT_USER_GAIN   (0x04U)

ADC default User Gain from RM.

Definition at line 1218 of file S32K148_features.h.

#define BUS_CLOCK   BUS_CLK

Definition at line 1096 of file S32K148_features.h.

#define CLKOUT_CLOCK   CLKOUT_CLK

Definition at line 1098 of file S32K148_features.h.

#define CLOCK_MAX_FREQUENCIES
Value:
{/* SYS_CLK BUS_CLK SLOW_CLK */ \
{ 4000000, 4000000, 1000000}, \
{ 80000000,40000000,26670000}, \
{112000000,56000000,28000000}, \
}

Definition at line 1048 of file S32K148_features.h.

#define CORE_CLOCK   CORE_CLK

START !DO_NOT_USE_DEPRECATED_SYMBOLS These symbols have been renamed. The old names (deprecated symbols) are defined for backward compatibility.

Definition at line 1095 of file S32K148_features.h.

#define CRC_DEFAULT_POLYNOMIAL   (0x1021U)

Definition at line 689 of file S32K148_features.h.

#define CRC_DEFAULT_READ_TRANSPOSE   CRC_TRANSPOSE_NONE

Definition at line 687 of file S32K148_features.h.

#define CRC_DEFAULT_WIDTH   CRC_BITS_16

Definition at line 685 of file S32K148_features.h.

#define DMAMUX_CLOCK_NAMES   {DMAMUX0_CLK}

Definition at line 581 of file S32K148_features.h.

#define EDMA_CLOCK_NAMES   {SIM_DMA_CLK}

Definition at line 564 of file S32K148_features.h.

#define ERRATA_E10777

Definition at line 77 of file S32K148_features.h.

#define ERRATA_E10792

Definition at line 82 of file S32K148_features.h.

#define ERRATA_E6940

Definition at line 73 of file S32K148_features.h.

#define ERRATA_E9005

Definition at line 69 of file S32K148_features.h.

#define FEATURE_ADC_HAS_EXTRA_NUM_REGS   (1)

ADC feature flag for extended number of SC1 and R registers, generically named 'alias registers'.

Definition at line 1201 of file S32K148_features.h.

#define FEATURE_ADC_MAX_NUM_EXT_CHANS   (32)

ADC feature flag for defining number of external ADC channels. If each ADC instance has different number of external channels, then this define is set with the maximum value.

Definition at line 1206 of file S32K148_features.h.

#define FEATURE_CAN0_MAX_MB_NUM   (32U)

Definition at line 316 of file S32K148_features.h.

#define FEATURE_CAN1_MAX_MB_NUM   (32U)

Definition at line 318 of file S32K148_features.h.

#define FEATURE_CAN2_MAX_MB_NUM   (32U)

Definition at line 320 of file S32K148_features.h.

#define FEATURE_CAN_EDMA_REQUESTS
Value:
EDMA_REQ_FLEXCAN1, \
EDMA_REQ_FLEXCAN2 }

Definition at line 342 of file S32K148_features.h.

#define FEATURE_CAN_HAS_DMA_ENABLE   (1)

Definition at line 340 of file S32K148_features.h.

#define FEATURE_CAN_HAS_ISOCANFDEN_ENABLE   (1)

Definition at line 334 of file S32K148_features.h.

#define FEATURE_CAN_HAS_MBDSR1   (0)

Definition at line 336 of file S32K148_features.h.

#define FEATURE_CAN_HAS_MBDSR2   (0)

Definition at line 338 of file S32K148_features.h.

#define FEATURE_CAN_HAS_PE_CLKSRC_SELECT   (1)

Definition at line 326 of file S32K148_features.h.

#define FEATURE_CAN_HAS_PRETENDED_NETWORKING   (1)

Definition at line 330 of file S32K148_features.h.

#define FEATURE_CAN_HAS_SELF_WAKE_UP   (0)

Definition at line 367 of file S32K148_features.h.

#define FEATURE_CAN_HAS_STFCNTEN_ENABLE   (0)

Definition at line 332 of file S32K148_features.h.

#define FEATURE_CAN_HAS_WAKE_UP_IRQ   (1U)

Definition at line 348 of file S32K148_features.h.

#define FEATURE_CAN_MAX_MB_NUM   (32U)

Definition at line 328 of file S32K148_features.h.

#define FEATURE_CAN_MAX_MB_NUM_ARRAY
Value:
FEATURE_CAN1_MAX_MB_NUM, \
FEATURE_CAN2_MAX_MB_NUM }
#define FEATURE_CAN0_MAX_MB_NUM

Definition at line 322 of file S32K148_features.h.

#define FEATURE_CAN_MB_IRQS
Value:
CAN_ORed_16_31_MB_IRQS }
#define CAN_ORed_0_15_MB_IRQS
Definition: S32K148.h:1013

Definition at line 350 of file S32K148_features.h.

#define FEATURE_CAN_MB_IRQS_MAX_COUNT   (2U)

Definition at line 346 of file S32K148_features.h.

#define FEATURE_CAN_PE_CLK_NUM   2U

Number of FlexCAN PE clock sources.

Definition at line 357 of file S32K148_features.h.

#define FEATURE_CAN_RAM_OFFSET   (0x00000080u)

FlexCAN Embedded RAM address offset.

Definition at line 353 of file S32K148_features.h.

#define FEATURE_CAN_RXFIFO_FRAME_AVAILABLE   (5U)

Definition at line 310 of file S32K148_features.h.

#define FEATURE_CAN_RXFIFO_OVERFLOW   (7U)

Definition at line 314 of file S32K148_features.h.

#define FEATURE_CAN_RXFIFO_WARNING   (6U)

Definition at line 312 of file S32K148_features.h.

#define FEATURE_CHANNEL_INTERRUPT_LINES   (16U)

Definition at line 550 of file S32K148_features.h.

#define FEATURE_CRC_DRIVER_S32K1xx   (1)

Definition at line 683 of file S32K148_features.h.

#define FEATURE_CSEC_BOOT_FLAVOR_OFFSET   (0x1BU)

CSE_PRAM offset of the boot flavor parameter used by the following commands: CMD_BOOT_DEFINE.

Definition at line 1166 of file S32K148_features.h.

#define FEATURE_CSEC_BOOT_SIZE_OFFSET   (0x1CU)

CSE_PRAM offset of the boot size parameter used by the following commands: CMD_BOOT_DEFINE.

Definition at line 1163 of file S32K148_features.h.

#define FEATURE_CSEC_ERROR_BITS_OFFSET   (0x4U)

CSE_PRAM offset of the error bits field contained by all commands.

Definition at line 1174 of file S32K148_features.h.

#define FEATURE_CSEC_FLASH_START_ADDRESS_OFFSET   (0x10U)

CSE_PRAM offset of the Flash start address parameter used by the following commands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (pointer method)

Definition at line 1169 of file S32K148_features.h.

#define FEATURE_CSEC_MAC_LENGTH_OFFSET   (0x8U)

CSE_PRAM offset of the MAC length parameter used by the following commands: CMD_VERIFY_MAC (both copy and pointer methods)

Definition at line 1160 of file S32K148_features.h.

#define FEATURE_CSEC_MESSAGE_LENGTH_OFFSET   (0xCU)

CSE_PRAM offset of the message length parameter used by the following commands: CMD_GENERATE_MAC, CMD_VERIFY_MAC (both copy and pointer methods)

Definition at line 1157 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_0_OFFSET   (0x0U)

CSE_PRAM offset of page 0.

Definition at line 1180 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_1_OFFSET   (0x10U)

CSE_PRAM offset of page 1.

Definition at line 1182 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_2_OFFSET   (0x20U)

CSE_PRAM offset of page 2.

Definition at line 1184 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_3_OFFSET   (0x30U)

CSE_PRAM offset of page 3.

Definition at line 1186 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_4_OFFSET   (0x40U)

CSE_PRAM offset of page 4.

Definition at line 1188 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_5_OFFSET   (0x50U)

CSE_PRAM offset of page 5.

Definition at line 1190 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_6_OFFSET   (0x60U)

CSE_PRAM offset of page 6.

Definition at line 1192 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_7_OFFSET   (0x70U)

CSE_PRAM offset of page 7.

Definition at line 1194 of file S32K148_features.h.

#define FEATURE_CSEC_PAGE_LENGTH_OFFSET   (0xEU)

CSE_PRAM offset of the page length parameter used by the following commands: CMD_ENC_ECB, CMD_ENC_CBC, CMD_DEC_ECB, CMD_DEC_CBC, CMD_MP_COMPRESS.

Definition at line 1154 of file S32K148_features.h.

#define FEATURE_CSEC_SREG_OFFSET   (0x2FU)

CSE_PRAM offset of the SREG parameter used by the following commands: CMD_GET_ID.

Definition at line 1177 of file S32K148_features.h.

#define FEATURE_CSEC_VERIFICATION_STATUS_OFFSET   (0x14U)

CSE_PRAM offset of the verification status parameter used by the following commands: CMD_VERIFY_MAC (both copy and pointer methods)

Definition at line 1172 of file S32K148_features.h.

#define FEATURE_DMAMUX_CHN_FOR_EDMA_CHN (   x)    (x)

Definition at line 577 of file S32K148_features.h.

#define FEATURE_DMAMUX_CHN_REG_INDEX (   x)    (x)

Definition at line 579 of file S32K148_features.h.

#define FEATURE_DMAMUX_HAS_TRIG   (1)

Definition at line 571 of file S32K148_features.h.

#define FEATURE_DMAMUX_MODULE_CHANNELS   (16U)

Definition at line 569 of file S32K148_features.h.

#define FEATURE_DMAMUX_REQ_SRC_TO_CHN (   x)    (x)

Definition at line 573 of file S32K148_features.h.

#define FEATURE_DMAMUX_REQ_SRC_TO_INSTANCE (   x)    (0U)

Definition at line 575 of file S32K148_features.h.

#define FEATURE_EDMA_ASYNCHRO_REQUEST_CHANNEL_COUNT   (16U)

Definition at line 562 of file S32K148_features.h.

#define FEATURE_EDMA_CHANNEL_GROUP_COUNT   (1U)

Definition at line 560 of file S32K148_features.h.

#define FEATURE_EDMA_CHN_TO_DCHPRI_INDEX (   x)    ((x) ^ 3U)

Definition at line 558 of file S32K148_features.h.

#define FEATURE_EDMA_HAS_ERROR_IRQ

Definition at line 554 of file S32K148_features.h.

#define FEATURE_EDMA_MODULE_CHANNELS   (16U)

Definition at line 548 of file S32K148_features.h.

#define FEATURE_EDMA_SEPARATE_IRQ_LINES_PER_CHN

Definition at line 556 of file S32K148_features.h.

#define FEATURE_ENET_BUFF_ALIGNMENT   (16U)

Definitions used for aligning the data buffers.

Definition at line 1256 of file S32K148_features.h.

#define FEATURE_ENET_BUFFDESCR_ALIGNMENT   (16U)

Definitions used for aligning the buffer descriptors.

Definition at line 1258 of file S32K148_features.h.

#define FEATURE_ENET_CLOCK_NAMES   { CORE_CLK }

ENET peripheral clock names.

Definition at line 1235 of file S32K148_features.h.

#define FEATURE_ENET_COUNTERS_OFFSET_WORDS   0x80

The offset of the counters region relative to the base address, in words.

Definition at line 1247 of file S32K148_features.h.

#define FEATURE_ENET_DEFAULT_PHY_IF   ENET_MII_MODE

Default configuration for the PHY interface.

Definition at line 1267 of file S32K148_features.h.

#define FEATURE_ENET_ERR_IRQS   ENET_ERR_IRQS

The error interrupts.

Definition at line 1242 of file S32K148_features.h.

#define FEATURE_ENET_HAS_AVB   (0)

Has AVB (Audio Video Bridging, IEEE 802.1Qav) related features.

Definition at line 1261 of file S32K148_features.h.

#define FEATURE_ENET_HAS_RECEIVE_PARSER   (0)

Has receive frame parser feature.

Definition at line 1264 of file S32K148_features.h.

#define FEATURE_ENET_MDC_MAX_FREQUENCY   2500000U

The maximum supported frequency for MDC, in Hz.

Definition at line 1250 of file S32K148_features.h.

#define FEATURE_ENET_MDIO_MIN_HOLD_TIME_NS   10U

Minimum hold time on the MDIO output, in nanoseconds.

Definition at line 1253 of file S32K148_features.h.

#define FEATURE_ENET_RX_IRQS   ENET_RX_IRQS

The reception interrupts.

Definition at line 1240 of file S32K148_features.h.

#define FEATURE_ENET_TX_IRQS   ENET_TX_IRQS

The transmission interrupts.

Definition at line 1238 of file S32K148_features.h.

#define FEATURE_ENET_WAKE_IRQS   ENET_WAKE_IRQS

The wakeup interrupts.

Definition at line 1244 of file S32K148_features.h.

#define FEATURE_ERROR_INTERRUPT_LINES   (1U)

Definition at line 552 of file S32K148_features.h.

#define FEATURE_EWM_CMPH_MAX_VALUE   (0xFEU)

Definition at line 698 of file S32K148_features.h.

#define FEATURE_EWM_CMPL_MIN_VALUE   (0x00U)

Definition at line 700 of file S32K148_features.h.

#define FEATURE_EWM_KEY_FIRST_BYTE   (0xB4U)

Definition at line 694 of file S32K148_features.h.

#define FEATURE_EWM_KEY_SECOND_BYTE   (0x2CU)

Definition at line 696 of file S32K148_features.h.

#define FEATURE_FLEXIO_DMA_REQ_0   EDMA_REQ_FLEXIO_SHIFTER0

Definition at line 401 of file S32K148_features.h.

#define FEATURE_FLEXIO_DMA_REQ_1   EDMA_REQ_FLEXIO_SHIFTER1

Definition at line 402 of file S32K148_features.h.

#define FEATURE_FLEXIO_DMA_REQ_2   EDMA_REQ_FLEXIO_SHIFTER2_SAI1_RX

Definition at line 403 of file S32K148_features.h.

#define FEATURE_FLEXIO_DMA_REQ_3   EDMA_REQ_FLEXIO_SHIFTER3_SAI1_TX

Definition at line 404 of file S32K148_features.h.

#define FEATURE_FLEXIO_MAX_SHIFTER_COUNT   (4U)

Definition at line 399 of file S32K148_features.h.

#define FEATURE_FLS_DF_BLOCK_CMD_ADDRESS_ALIGMENT   (16u)

Definition at line 233 of file S32K148_features.h.

#define FEATURE_FLS_DF_BLOCK_COUNT   (1u)

Definition at line 169 of file S32K148_features.h.

#define FEATURE_FLS_DF_BLOCK_SECTOR_SIZE   (4096u)

Definition at line 173 of file S32K148_features.h.

#define FEATURE_FLS_DF_BLOCK_SIZE   (524288u)

Definition at line 171 of file S32K148_features.h.

#define FEATURE_FLS_DF_BLOCK_WRITE_UNIT_SIZE   (8u)

Definition at line 175 of file S32K148_features.h.

#define FEATURE_FLS_DF_CHECK_CMD_ADDRESS_ALIGMENT   (4u)

Definition at line 241 of file S32K148_features.h.

#define FEATURE_FLS_DF_RESOURCE_CMD_ADDRESS_ALIGMENT   (8u)

Definition at line 239 of file S32K148_features.h.

#define FEATURE_FLS_DF_SECTION_CMD_ADDRESS_ALIGMENT   (16u)

Definition at line 237 of file S32K148_features.h.

#define FEATURE_FLS_DF_SECTOR_CMD_ADDRESS_ALIGMENT   (16u)

Definition at line 235 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0000   (0x00080000u)

Definition at line 243 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0001   (0xFFFFFFFFu)

Definition at line 245 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0010   (0xFFFFFFFFu)

Definition at line 247 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0011   (0xFFFFFFFFu)

Definition at line 249 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0100   (0x000070000u)

Definition at line 251 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0101   (0xFFFFFFFFu)

Definition at line 253 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0110   (0xFFFFFFFFu)

Definition at line 255 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_0111   (0xFFFFFFFFu)

Definition at line 257 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1000   (0xFFFFFFFFu)

Definition at line 259 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1001   (0xFFFFFFFFu)

Definition at line 261 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1010   (0xFFFFFFFFu)

Definition at line 263 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1011   (0xFFFFFFFFu)

Definition at line 265 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1100   (0xFFFFFFFFu)

Definition at line 267 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1101   (0xFFFFFFFFu)

Definition at line 269 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1110   (0xFFFFFFFFu)

Definition at line 271 of file S32K148_features.h.

#define FEATURE_FLS_DF_SIZE_1111   (0x00080000u)

Definition at line 273 of file S32K148_features.h.

#define FEATURE_FLS_DF_START_ADDRESS   (0x10000000u)

Definition at line 177 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0000   (0xFFFFu)

Definition at line 275 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0001   (0xFFFFu)

Definition at line 277 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0010   (0x1000u)

Definition at line 279 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0011   (0x0800u)

Definition at line 281 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0100   (0x0400u)

Definition at line 283 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0101   (0x0200u)

Definition at line 285 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0110   (0x0100u)

Definition at line 287 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_0111   (0x0080u)

Definition at line 289 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1000   (0x0040u)

Definition at line 291 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1001   (0x0020u)

Definition at line 293 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1010   (0xFFFFu)

Definition at line 295 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1011   (0xFFFFu)

Definition at line 297 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1100   (0xFFFFu)

Definition at line 299 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1101   (0xFFFFu)

Definition at line 301 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1110   (0xFFFFu)

Definition at line 303 of file S32K148_features.h.

#define FEATURE_FLS_EE_SIZE_1111   (0x0000u)

Definition at line 305 of file S32K148_features.h.

#define FEATURE_FLS_FLEX_RAM_SIZE   (4096u)

Definition at line 181 of file S32K148_features.h.

#define FEATURE_FLS_FLEX_RAM_START_ADDRESS   (0x14000000u)

Definition at line 183 of file S32K148_features.h.

#define FEATURE_FLS_HAS_DATA_FLS_REGION_PROTECTION   (1u)

Definition at line 155 of file S32K148_features.h.

#define FEATURE_FLS_HAS_EEROM_REGION_PROTECTION   (1u)

Definition at line 153 of file S32K148_features.h.

#define FEATURE_FLS_HAS_ERASE_ALL_BLOCKS_UNSECURE_CMD   (1u)

Definition at line 215 of file S32K148_features.h.

#define FEATURE_FLS_HAS_ERASE_ALL_CMD   (1u)

Definition at line 209 of file S32K148_features.h.

#define FEATURE_FLS_HAS_ERASE_BLOCK_CMD   (1u)

Definition at line 197 of file S32K148_features.h.

#define FEATURE_FLS_HAS_ERASE_SECTOR_CMD   (1u)

Definition at line 199 of file S32K148_features.h.

#define FEATURE_FLS_HAS_FLEX_NVM   (1u)

Definition at line 167 of file S32K148_features.h.

#define FEATURE_FLS_HAS_FLEX_RAM   (1u)

Definition at line 179 of file S32K148_features.h.

#define FEATURE_FLS_HAS_FLEX_RAM_FLAGS   (1u)

Definition at line 149 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PF_BLOCK_SWAP   (0u)

Definition at line 165 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PF_SWAPPING_STATUS_FLAG   (0u)

Definition at line 151 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PROGRAM_CHECK_CMD   (1u)

Definition at line 189 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PROGRAM_LONGWORD_CMD   (0u)

Definition at line 193 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PROGRAM_ONCE_CMD   (1u)

Definition at line 207 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PROGRAM_PARTITION_CMD   (1u)

Definition at line 217 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PROGRAM_PHRASE_CMD   (1u)

Definition at line 195 of file S32K148_features.h.

#define FEATURE_FLS_HAS_PROGRAM_SECTION_CMD   (1u)

Definition at line 201 of file S32K148_features.h.

#define FEATURE_FLS_HAS_READ_1S_ALL_BLOCKS_CMD   (1u)

Definition at line 203 of file S32K148_features.h.

#define FEATURE_FLS_HAS_READ_1S_BLOCK_CMD   (1u)

Definition at line 185 of file S32K148_features.h.

#define FEATURE_FLS_HAS_READ_1S_SECTION_CMD   (1u)

Definition at line 187 of file S32K148_features.h.

#define FEATURE_FLS_HAS_READ_ONCE_CMD   (1u)

Definition at line 205 of file S32K148_features.h.

#define FEATURE_FLS_HAS_READ_RESOURCE_CMD   (0u)

Definition at line 191 of file S32K148_features.h.

#define FEATURE_FLS_HAS_SET_FLEXRAM_FUNCTION_CMD   (1u)

Definition at line 219 of file S32K148_features.h.

#define FEATURE_FLS_HAS_SWAP_CONTROL_CMD   (0u)

Definition at line 213 of file S32K148_features.h.

#define FEATURE_FLS_HAS_VERIFY_BACKDOOR_ACCESS_KEY_CMD   (1u)

Definition at line 211 of file S32K148_features.h.

#define FEATURE_FLS_IS_FTFA   (0u)

Definition at line 141 of file S32K148_features.h.

#define FEATURE_FLS_IS_FTFC   (1u)

Definition at line 143 of file S32K148_features.h.

#define FEATURE_FLS_IS_FTFE   (0u)

Definition at line 145 of file S32K148_features.h.

#define FEATURE_FLS_IS_FTFL   (0u)

Definition at line 147 of file S32K148_features.h.

#define FEATURE_FLS_PF_BLOCK_CMD_ADDRESS_ALIGMENT   (16u)

Definition at line 221 of file S32K148_features.h.

#define FEATURE_FLS_PF_BLOCK_COUNT   (3u)

Definition at line 157 of file S32K148_features.h.

#define FEATURE_FLS_PF_BLOCK_SECTOR_SIZE   (4096u)

Definition at line 161 of file S32K148_features.h.

#define FEATURE_FLS_PF_BLOCK_SIZE   (1572864u)

Definition at line 159 of file S32K148_features.h.

#define FEATURE_FLS_PF_BLOCK_WRITE_UNIT_SIZE   (8u)

Definition at line 163 of file S32K148_features.h.

#define FEATURE_FLS_PF_CHECK_CMD_ADDRESS_ALIGMENT   (4u)

Definition at line 229 of file S32K148_features.h.

#define FEATURE_FLS_PF_RESOURCE_CMD_ADDRESS_ALIGMENT   (8u)

Definition at line 227 of file S32K148_features.h.

#define FEATURE_FLS_PF_SECTION_CMD_ADDRESS_ALIGMENT   (16u)

Definition at line 225 of file S32K148_features.h.

#define FEATURE_FLS_PF_SECTOR_CMD_ADDRESS_ALIGMENT   (16u)

Definition at line 223 of file S32K148_features.h.

#define FEATURE_FLS_PF_SWAP_CONTROL_CMD_ADDRESS_ALIGMENT   (0u)

Definition at line 231 of file S32K148_features.h.

#define FEATURE_FTM_CHANNEL_COUNT   (8U)

Definition at line 666 of file S32K148_features.h.

#define FEATURE_FTM_HAS_SUPPORTED_DITHERING   (1U)

Definition at line 678 of file S32K148_features.h.

#define FEATURE_INTERRUPT_HAS_ACTIVE_STATE   (1u)

Definition at line 436 of file S32K148_features.h.

#define FEATURE_INTERRUPT_HAS_PENDING_STATE   (1u)

Definition at line 434 of file S32K148_features.h.

#define FEATURE_INTERRUPT_HAS_SOFTWARE_IRQ   (0u)

Definition at line 432 of file S32K148_features.h.

#define FEATURE_INTERRUPT_IRQ_MAX   (FTM3_Ovf_Reload_IRQn)

Number of priority bits implemented in the NVIC

Definition at line 428 of file S32K148_features.h.

#define FEATURE_INTERRUPT_IRQ_MIN   (NonMaskableInt_IRQn)

Definition at line 426 of file S32K148_features.h.

#define FEATURE_LPSPI_STATE_STRUCTURES_NULL   {NULL, NULL, NULL}

Definition at line 1298 of file S32K148_features.h.

#define FEATURE_LPUART_DEFAULT_OSR   (0x0FUL)

Definition at line 390 of file S32K148_features.h.

#define FEATURE_LPUART_DEFAULT_SBR   (0x04UL)

Definition at line 392 of file S32K148_features.h.

#define FEATURE_LPUART_FIFO_REG_FLAGS_MASK   (0x00030000U)

Definition at line 388 of file S32K148_features.h.

#define FEATURE_LPUART_FIFO_SIZE   (4U)

Definition at line 380 of file S32K148_features.h.

#define FEATURE_LPUART_HAS_ADDRESS_MATCHING   (1)

Definition at line 382 of file S32K148_features.h.

#define FEATURE_LPUART_HAS_BAUD_RATE_OVER_SAMPLING_SUPPORT   (1)

Definition at line 376 of file S32K148_features.h.

#define FEATURE_LPUART_HAS_BOTH_EDGE_SAMPLING_SUPPORT   (1)

Definition at line 378 of file S32K148_features.h.

#define FEATURE_LPUART_HAS_DMA_ENABLE   (1)

Definition at line 384 of file S32K148_features.h.

#define FEATURE_LPUART_HAS_EXTENDED_DATA_REGISTER_FLAGS   (1)

Definition at line 372 of file S32K148_features.h.

#define FEATURE_LPUART_HAS_MODEM_SUPPORT   (1)

Definition at line 374 of file S32K148_features.h.

#define FEATURE_LPUART_STAT_REG_FLAGS_MASK   (0xC01FC000U)

Definition at line 386 of file S32K148_features.h.

#define FEATURE_MPU_HARDWARE_REVISION_LEVEL   (1U)

Definition at line 460 of file S32K148_features.h.

#define FEATURE_MPU_HAS_PROCESS_IDENTIFIER   (1U)

Definition at line 462 of file S32K148_features.h.

#define FEATURE_MPU_HIGH_MASTER_CONTROL_WIDTH   (2U)

Definition at line 482 of file S32K148_features.h.

#define FEATURE_MPU_LOW_MASTER_CONTROL_WIDTH   (6U)

Definition at line 478 of file S32K148_features.h.

#define FEATURE_MPU_MASTER
Value:
{ \
FEATURE_MPU_MASTER_CORE, \
FEATURE_MPU_MASTER_DEBUGGER, \
FEATURE_MPU_MASTER_DMA, \
FEATURE_MPU_MASTER_ENET, \
}

Definition at line 493 of file S32K148_features.h.

#define FEATURE_MPU_MASTER_CORE   (0U)

Definition at line 485 of file S32K148_features.h.

#define FEATURE_MPU_MASTER_COUNT   (4U)

Definition at line 464 of file S32K148_features.h.

#define FEATURE_MPU_MASTER_DEBUGGER   (1U)

Definition at line 487 of file S32K148_features.h.

#define FEATURE_MPU_MASTER_DMA   (2U)

Definition at line 489 of file S32K148_features.h.

#define FEATURE_MPU_MASTER_ENET   (3U)

Definition at line 491 of file S32K148_features.h.

#define FEATURE_MPU_MAX_HIGH_MASTER_NUMBER   (7U)

Definition at line 472 of file S32K148_features.h.

#define FEATURE_MPU_MAX_LOW_MASTER_NUMBER   (3U)

Definition at line 468 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE (   x)    (((uint32_t)(((uint32_t)(x))<<FEATURE_MPU_SLAVE_SHIFT))&FEATURE_MPU_SLAVE_MASK)

Definition at line 517 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_COUNT   (5U)

Definition at line 502 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_FLASH_BOOTROM   (0U)

Definition at line 504 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_MASK   (0xF8000000U)

Definition at line 514 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_QUADSPI   (4U)

Definition at line 512 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_SHIFT   (27u)

Definition at line 515 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_SRAM_BACKDOOR   (1U)

Definition at line 506 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_SRAM_L_FRONTDOOR   (2U)

Definition at line 508 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_SRAM_U_FRONTDOOR   (3U)

Definition at line 510 of file S32K148_features.h.

#define FEATURE_MPU_SLAVE_WIDTH   (5u)

Definition at line 516 of file S32K148_features.h.

#define FEATURE_MSCM_HAS_CPU_INTERRUPT_ROUTER   (0)

Definition at line 1225 of file S32K148_features.h.

#define FEATURE_MSCM_HAS_INTERRUPT_ROUTER   (0)

Definition at line 1223 of file S32K148_features.h.

#define FEATURE_NVIC_PRIO_BITS   (4U)

Definition at line 430 of file S32K148_features.h.

#define FEATURE_OSIF_FREERTOS_ISR_CONTEXT_METHOD   (1) /* Cortex M device */

Definition at line 1290 of file S32K148_features.h.

#define FEATURE_OSIF_USE_SYSTICK   (1)

Definition at line 1289 of file S32K148_features.h.

#define FEATURE_PCC_HAS_IN_USE_FEATURE   (0)

Definition at line 94 of file S32K148_features.h.

#define FEATURE_PDB_ADC_CHANNEL_COUNT   (4U)

Definition at line 417 of file S32K148_features.h.

#define FEATURE_PDB_ADC_PRE_CHANNEL_COUNT   (8U)

Definition at line 419 of file S32K148_features.h.

#define FEATURE_PDB_PODLY_COUNT   (1U)

Definition at line 421 of file S32K148_features.h.

#define FEATURE_PINS_DRIVER_USING_PORT   (1)

PORT Used for setting Pins.

Definition at line 98 of file S32K148_features.h.

#define FEATURE_PINS_HAS_DRIVE_STRENGTH   (1)

Definition at line 114 of file S32K148_features.h.

#define FEATURE_PINS_HAS_DRIVE_STRENGTH_CONTROL   (0)

Definition at line 116 of file S32K148_features.h.

#define FEATURE_PINS_HAS_OPEN_DRAIN   (0)

Definition at line 102 of file S32K148_features.h.

#define FEATURE_PINS_HAS_PULL_SELECTION   (1)

Definition at line 108 of file S32K148_features.h.

#define FEATURE_PINS_HAS_SLEW_RATE   (0)

Definition at line 110 of file S32K148_features.h.

#define FEATURE_PORT_HAS_DIGITAL_FILTER   (1)

Definition at line 104 of file S32K148_features.h.

#define FEATURE_PORT_HAS_DMA_REQUEST   (1)

Definition at line 106 of file S32K148_features.h.

#define FEATURE_PORT_HAS_PASSIVE_FILTER   (1)

Definition at line 112 of file S32K148_features.h.

#define FEATURE_PORT_HAS_PIN_CONTROL_LOCK   (1)

Definition at line 100 of file S32K148_features.h.

#define FEATURE_QSPI_AHB_BUF_SIZE   1024U

Size of AHB buffer.

Definition at line 1280 of file S32K148_features.h.

#define FEATURE_QSPI_AMBA_BASE   0x68000000U

First address of the serial flash device on the AHB bus.

Definition at line 1276 of file S32K148_features.h.

#define FEATURE_QSPI_AMBA_END   0x6FFFFFFFU

Last address of the serial flash device on the AHB bus.

Definition at line 1278 of file S32K148_features.h.

#define FEATURE_QSPI_ARDB_BASE   0x67000000U

First address of QuadSPI Rx Buffer on system memory map.

Definition at line 1272 of file S32K148_features.h.

#define FEATURE_QSPI_ARDB_END   0x67FFFFFFU

Last address of QuadSPI Rx Buffer on system memory map.

Definition at line 1274 of file S32K148_features.h.

#define FEATURE_QSPI_DMA_RX_REQ   {EDMA_REQ_QUADSPI_RX}

List of DMA Rx requests.

Definition at line 1285 of file S32K148_features.h.

#define FEATURE_QSPI_DMA_TX_REQ   {EDMA_REQ_QUADSPI_TX}

List of DMA Tx requests.

Definition at line 1283 of file S32K148_features.h.

#define FEATURE_SCB_VECTKEY   (0x05FAU)

Definition at line 442 of file S32K148_features.h.

#define FEATURE_SCG_FIRC_FREQ0   (48000000U)

Definition at line 130 of file S32K148_features.h.

#define FEATURE_SCG_FIRC_FREQ1   (52000000U)

Definition at line 132 of file S32K148_features.h.

#define FEATURE_SCG_FIRC_FREQ2   (56000000U)

Definition at line 134 of file S32K148_features.h.

#define FEATURE_SCG_FIRC_FREQ3   (60000000U)

Definition at line 136 of file S32K148_features.h.

#define FEATURE_SCG_SIRC_HIGH_RANGE_FREQ   (8000000U)

Definition at line 127 of file S32K148_features.h.

#define FEATURE_SCG_SIRC_LOW_RANGE_FREQ   (2000000U)

Definition at line 125 of file S32K148_features.h.

#define FEATURE_SMC_HAS_HIGH_SPEED_RUN_MODE   (1)

Definition at line 454 of file S32K148_features.h.

#define FEATURE_SMC_HAS_PSTOPO   (0)

Definition at line 450 of file S32K148_features.h.

#define FEATURE_SMC_HAS_STOPO   (1)

Definition at line 448 of file S32K148_features.h.

#define FEATURE_SMC_HAS_WAIT_VLPW   (0)

Definition at line 452 of file S32K148_features.h.

#define FEATURE_SOC_PORT_COUNT   (5)

Definition at line 121 of file S32K148_features.h.

#define FEATURE_SOC_SCG_COUNT   (1)

Definition at line 123 of file S32K148_features.h.

#define FEATURE_TRGMUX_HAS_EXTENDED_NUM_TRIGS   (1)

Definition at line 1294 of file S32K148_features.h.

#define FEATURE_WDOG_CLK_FROM_LPO   (0x1UL)

Definition at line 534 of file S32K148_features.h.

#define FEATURE_WDOG_CS_RESERVED_MASK   (0x2000U)

Definition at line 532 of file S32K148_features.h.

#define FEATURE_WDOG_MINIMUM_TIMEOUT_VALUE   (0x0U)

Definition at line 528 of file S32K148_features.h.

#define FEATURE_WDOG_TO_RESET_VALUE   (0x400U)

Definition at line 526 of file S32K148_features.h.

#define FEATURE_WDOG_TRIGGER16_FIRST_VALUE   (0xA602U)

Definition at line 540 of file S32K148_features.h.

#define FEATURE_WDOG_TRIGGER16_SECOND_VALUE   (0xB480U)

Definition at line 542 of file S32K148_features.h.

#define FEATURE_WDOG_TRIGGER_VALUE   (0xB480A602U)

Definition at line 524 of file S32K148_features.h.

#define FEATURE_WDOG_UNLOCK16_FIRST_VALUE   (0xC520U)

Definition at line 536 of file S32K148_features.h.

#define FEATURE_WDOG_UNLOCK16_SECOND_VALUE   (0xD928U)

Definition at line 538 of file S32K148_features.h.

#define FEATURE_WDOG_UNLOCK_VALUE   (0xD928C520U)

Definition at line 522 of file S32K148_features.h.

#define FEATURE_WDOG_WIN_RESET_VALUE   (0x0U)

Definition at line 530 of file S32K148_features.h.

#define FIRC_CLOCK   FIRC_CLK

Definition at line 1100 of file S32K148_features.h.

#define FIRC_STABILIZATION_TIMEOUT   10U;

Definition at line 1017 of file S32K148_features.h.

#define FLEXCAN_PE_CLOCK_NAMES   { FLEXCAN_CLK_SOURCE_SOSCDIV2, FLEXCAN_CLK_SOURCE_SYS }

Definition at line 364 of file S32K148_features.h.

#define FTM_FEATURE_CNT_MAX_VALUE_U32   (0x0000FFFFU)

Definition at line 674 of file S32K148_features.h.

#define FTM_FEATURE_COMBINE_CHAN_CTRL_WIDTH   (8U)

Definition at line 670 of file S32K148_features.h.

#define FTM_FEATURE_FAULT_CHANNELS   (4U)

Definition at line 668 of file S32K148_features.h.

#define FTM_FEATURE_INPUT_CAPTURE_SINGLE_SHOT   (2U)

Definition at line 676 of file S32K148_features.h.

#define FTM_FEATURE_OUTPUT_CHANNEL_OFFSET   (16U)

Definition at line 672 of file S32K148_features.h.

#define HAS_CLOCK_GATING_IN_SIM   (1U << 0U) /* Clock gating is implemented in SIM (it's not in PCC) */

Definition at line 906 of file S32K148_features.h.

#define HAS_DIVIDER   (1U << 2U) /* Divider is implemented in PCC */

Definition at line 908 of file S32K148_features.h.

#define HAS_INT_CLOCK_FROM_BUS_CLOCK   (1U << 5U) /* Interface clock is provided by the bus clock. */

Definition at line 911 of file S32K148_features.h.

#define HAS_INT_CLOCK_FROM_SLOW_CLOCK   (1U << 7U) /* Interface clock is provided by the slow clock. */

Definition at line 913 of file S32K148_features.h.

#define HAS_INT_CLOCK_FROM_SYS_CLOCK   (1U << 6U) /* Interface clock is provided by the sys clock. */

Definition at line 912 of file S32K148_features.h.

#define HAS_MULTIPLIER   (1U << 1U) /* Multiplier is implemented in PCC */

Definition at line 907 of file S32K148_features.h.

#define HAS_PROTOCOL_CLOCK_FROM_ASYNC1   (1U << 3U) /* Functional clock source is provided by the first asynchronous clock. */

Definition at line 909 of file S32K148_features.h.

#define HAS_PROTOCOL_CLOCK_FROM_ASYNC2   (1U << 4U) /* Functional clock source is provided by the second asynchronous clock. */

Definition at line 910 of file S32K148_features.h.

#define LPI2C_DMA_INSTANCE   0U

Definition at line 412 of file S32K148_features.h.

#define LPI2C_EDMA_REQ   {{(uint8_t)EDMA_REQ_LPI2C0_TX, (uint8_t)EDMA_REQ_LPI2C0_RX}, {(uint8_t)EDMA_REQ_LPI2C1_TX, (uint8_t)EDMA_REQ_LPI2C1_RX}}

Definition at line 87 of file S32K148_features.h.

#define LPI2C_HAS_FAST_PLUS_MODE   (0U)

Definition at line 660 of file S32K148_features.h.

#define LPI2C_HAS_HIGH_SPEED_MODE   (0U)

Definition at line 661 of file S32K148_features.h.

#define LPI2C_HAS_ULTRA_FAST_MODE   (0U)

Definition at line 662 of file S32K148_features.h.

#define LPI2C_PCC_CLOCKS   {LPI2C0_CLK, LPI2C1_CLK}

Definition at line 89 of file S32K148_features.h.

#define LPSPI_DMA_INSTANCE   0U

Definition at line 409 of file S32K148_features.h.

#define LPUART_CLOCK_NAMES   {LPUART0_CLK, LPUART1_CLK, LPUART2_CLK}

Definition at line 394 of file S32K148_features.h.

#define MAX_FREQ_BUS_CLK   1U

Definition at line 1042 of file S32K148_features.h.

#define MAX_FREQ_CLK_NO   3U

Definition at line 1046 of file S32K148_features.h.

#define MAX_FREQ_HSRUN   2U

Definition at line 1039 of file S32K148_features.h.

#define MAX_FREQ_MODES_NO   3U

Definition at line 1045 of file S32K148_features.h.

#define MAX_FREQ_RUN   1U

Definition at line 1038 of file S32K148_features.h.

#define MAX_FREQ_SLOW_CLK   2U

Definition at line 1043 of file S32K148_features.h.

#define MAX_FREQ_SYS_CLK   0U

Definition at line 1041 of file S32K148_features.h.

#define MAX_FREQ_VLPR   0U

Maximum frequencies of core, bus and flash clocks. Each entry represents the maximum frequency of SYS_CLK (CORE_CLK), BUS_CLK, SLOW_CLK (FLASH_CLK) in VLPR, RUN and HSRUN modes.

SYS_CLK BUS_CLK SLOW_CLK VLPR * * * RUN * * * HSRUN * * *

Definition at line 1037 of file S32K148_features.h.

#define NO_PERIPHERAL_FEATURE   (0U) /* It's not a peripheral instance, there is no peripheral feature. */

Peripheral instance features List of features that are supported by a peripheral instance.

Definition at line 905 of file S32K148_features.h.

#define PCC_ADC0_CLOCK   ADC0_CLK

Definition at line 1140 of file S32K148_features.h.

#define PCC_ADC1_CLOCK   ADC1_CLK

Definition at line 1135 of file S32K148_features.h.

#define PCC_CLOCK_NAME_MAPPINGS

PCC clock name mappings Mappings between clock names and peripheral clock control indexes. If there is no peripheral clock control index for a clock name, then the corresponding value is PCC_INVALID_INDEX.

Definition at line 810 of file S32K148_features.h.

#define PCC_CMP0_CLOCK   CMP0_CLK

Definition at line 1124 of file S32K148_features.h.

#define PCC_CRC0_CLOCK   CRC0_CLK

Definition at line 1116 of file S32K148_features.h.

#define PCC_DMAMUX0_CLOCK   DMAMUX0_CLK

Definition at line 1115 of file S32K148_features.h.

#define PCC_EWM0_CLOCK   EWM0_CLK

Definition at line 1123 of file S32K148_features.h.

#define PCC_FlexCAN0_CLOCK   FlexCAN0_CLK

Definition at line 1125 of file S32K148_features.h.

#define PCC_FlexCAN1_CLOCK   FlexCAN1_CLK

Definition at line 1126 of file S32K148_features.h.

#define PCC_FlexCAN2_CLOCK   FlexCAN2_CLK

Definition at line 1127 of file S32K148_features.h.

#define PCC_FLEXIO0_CLOCK   FLEXIO0_CLK

Definition at line 1142 of file S32K148_features.h.

#define PCC_FTFC0_CLOCK   FTFC0_CLK

Definition at line 1130 of file S32K148_features.h.

#define PCC_FTM0_CLOCK   FTM0_CLK

Definition at line 1131 of file S32K148_features.h.

#define PCC_FTM1_CLOCK   FTM1_CLK

Definition at line 1132 of file S32K148_features.h.

#define PCC_FTM2_CLOCK   FTM2_CLK

Definition at line 1133 of file S32K148_features.h.

#define PCC_FTM3_CLOCK   FTM3_CLK

Definition at line 1134 of file S32K148_features.h.

#define PCC_INVALID_INDEX   0

Definition at line 803 of file S32K148_features.h.

#define PCC_LPI2C0_CLOCK   LPI2C0_CLK

Definition at line 1143 of file S32K148_features.h.

#define PCC_LPIT0_CLOCK   LPIT0_CLK

Definition at line 1139 of file S32K148_features.h.

#define PCC_LPSPI0_CLOCK   LPSPI0_CLK

Definition at line 1136 of file S32K148_features.h.

#define PCC_LPSPI1_CLOCK   LPSPI1_CLK

Definition at line 1137 of file S32K148_features.h.

#define PCC_LPSPI2_CLOCK   LPSPI2_CLK

Definition at line 1138 of file S32K148_features.h.

#define PCC_LPTMR0_CLOCK   LPTMR0_CLK

Definition at line 1141 of file S32K148_features.h.

#define PCC_LPUART0_CLOCK   LPUART0_CLK

Definition at line 1144 of file S32K148_features.h.

#define PCC_LPUART1_CLOCK   LPUART1_CLK

Definition at line 1145 of file S32K148_features.h.

#define PCC_LPUART2_CLOCK   LPUART2_CLK

Definition at line 1146 of file S32K148_features.h.

#define PCC_PDB0_CLOCK   PDB0_CLK

Definition at line 1129 of file S32K148_features.h.

#define PCC_PDB1_CLOCK   PDB1_CLK

Definition at line 1128 of file S32K148_features.h.

#define PCC_PORTA_CLOCK   PORTA_CLK

Definition at line 1118 of file S32K148_features.h.

#define PCC_PORTB_CLOCK   PORTB_CLK

Definition at line 1119 of file S32K148_features.h.

#define PCC_PORTC_CLOCK   PORTC_CLK

Definition at line 1120 of file S32K148_features.h.

#define PCC_PORTD_CLOCK   PORTD_CLK

Definition at line 1121 of file S32K148_features.h.

#define PCC_PORTE_CLOCK   PORTE_CLK

Definition at line 1122 of file S32K148_features.h.

#define PCC_RTC0_CLOCK   RTC0_CLK

Definition at line 1117 of file S32K148_features.h.

#define PERIPHERAL_FEATURES

Peripheral features. List of features for each clock name. If a clock name is not a peripheral, no feature is supported.

Definition at line 919 of file S32K148_features.h.

#define RTC_CLKIN_CLOCK   RTC_CLKIN_CLK

Definition at line 1103 of file S32K148_features.h.

#define SAI0_CHANNEL_COUNT   4U

Definition at line 1228 of file S32K148_features.h.

#define SAI1_CHANNEL_COUNT   1U

Definition at line 1229 of file S32K148_features.h.

#define SAI_MAX_CHANNEL_COUNT   4U

Definition at line 1230 of file S32K148_features.h.

#define SCG_CLKOUT_CLOCK   SCG_CLKOUT_CLK

Definition at line 1104 of file S32K148_features.h.

#define SIM_DMA_CLOCK   SIM_DMA_CLK

Definition at line 1112 of file S32K148_features.h.

#define SIM_EIM_CLOCK   SIM_EIM_CLK

Definition at line 1110 of file S32K148_features.h.

#define SIM_ERM_CLOCK   SIM_ERM_CLK

Definition at line 1111 of file S32K148_features.h.

#define SIM_LPO_128K_CLOCK   SIM_LPO_128K_CLK

Definition at line 1109 of file S32K148_features.h.

#define SIM_LPO_1K_CLOCK   SIM_LPO_1K_CLK

Definition at line 1107 of file S32K148_features.h.

#define SIM_LPO_32K_CLOCK   SIM_LPO_32K_CLK

Definition at line 1108 of file S32K148_features.h.

#define SIM_LPO_CLOCK   SIM_LPO_CLK

Definition at line 1106 of file S32K148_features.h.

#define SIM_MPU_CLOCK   SIM_MPU_CLK

Definition at line 1113 of file S32K148_features.h.

#define SIM_MSCM_CLOCK   SIM_MSCM_CLK

Definition at line 1114 of file S32K148_features.h.

#define SIM_RTCCLK_CLOCK   SIM_RTCCLK_CLK

Definition at line 1105 of file S32K148_features.h.

#define SIRC_CLOCK   SIRC_CLK

Definition at line 1099 of file S32K148_features.h.

#define SIRC_STABILIZATION_TIMEOUT   26U;

Definition at line 1013 of file S32K148_features.h.

#define SLOW_CLOCK   SLOW_CLK

Definition at line 1097 of file S32K148_features.h.

#define SOSC_CLOCK   SOSC_CLK

Definition at line 1101 of file S32K148_features.h.

#define SOSC_STABILIZATION_TIMEOUT   3205000U;

Definition at line 1021 of file S32K148_features.h.

#define SPLL_CLOCK   SPLL_CLK

Definition at line 1102 of file S32K148_features.h.

#define SPLL_STABILIZATION_TIMEOUT   1000U;

Definition at line 1025 of file S32K148_features.h.

#define TMP_BUS_DIV   1U

Definition at line 1072 of file S32K148_features.h.

#define TMP_FIRC_CLK   1U

Definition at line 1067 of file S32K148_features.h.

#define TMP_SIRC_CLK   0U

Temporary system clock source configurations. Each line represents the SYS(CORE), BUS and SLOW(FLASH) dividers for SIRC, FIRC, SOSC and SPLL clock sources.

SYS_CLK BUS_CLK SLOW_CLK SIRC * * * FIRC * * * SOSC * * * SPLL * * *

Definition at line 1066 of file S32K148_features.h.

#define TMP_SLOW_DIV   2U

Definition at line 1073 of file S32K148_features.h.

#define TMP_SOSC_CLK   2U

Definition at line 1068 of file S32K148_features.h.

#define TMP_SPLL_CLK   3U

Definition at line 1069 of file S32K148_features.h.

#define TMP_SYS_CLK_NO   4U

Definition at line 1075 of file S32K148_features.h.

#define TMP_SYS_DIV   0U

Definition at line 1071 of file S32K148_features.h.

#define TMP_SYS_DIV_NO   3U

Definition at line 1076 of file S32K148_features.h.

Enumeration Type Documentation

Clock names.

Enumerator
CORE_CLK 

Core clock

BUS_CLK 

Bus clock

SLOW_CLK 

Slow clock

CLKOUT_CLK 

CLKOUT clock

SIRC_CLK 

SIRC clock

FIRC_CLK 

FIRC clock

SOSC_CLK 

SOSC clock

SPLL_CLK 

SPLL clock

RTC_CLKIN_CLK 

RTC_CLKIN clock

SCG_CLKOUT_CLK 

SCG CLK_OUT clock

SIRCDIV1_CLK 

SIRCDIV1 functional clock

SIRCDIV2_CLK 

SIRCDIV2 functional clock

FIRCDIV1_CLK 

FIRCDIV1 functional clock

FIRCDIV2_CLK 

FIRCDIV2 functional clock

SOSCDIV1_CLK 

SOSCDIV1 functional clock

SOSCDIV2_CLK 

SOSCDIV2 functional clock

SPLLDIV1_CLK 

SPLLDIV1 functional clock

SPLLDIV2_CLK 

SPLLDIV2 functional clock

SCG_END_OF_CLOCKS 

End of SCG clocks

SIM_FTM0_CLOCKSEL 

FTM0 External Clock Pin Select

SIM_FTM1_CLOCKSEL 

FTM1 External Clock Pin Select

SIM_FTM2_CLOCKSEL 

FTM2 External Clock Pin Select

SIM_FTM3_CLOCKSEL 

FTM3 External Clock Pin Select

SIM_FTM4_CLOCKSEL 

FTM4 External Clock Pin Select

SIM_FTM5_CLOCKSEL 

FTM5 External Clock Pin Select

SIM_FTM6_CLOCKSEL 

FTM6 External Clock Pin Select

SIM_FTM7_CLOCKSEL 

FTM7 External Clock Pin Select

SIM_CLKOUTSELL 

CLKOUT Select

SIM_RTCCLK_CLK 

RTCCLK clock

SIM_LPO_CLK 

LPO clock

SIM_LPO_1K_CLK 

LPO 1KHz clock

SIM_LPO_32K_CLK 

LPO 32KHz clock

SIM_LPO_128K_CLK 

LPO 128KHz clock

SIM_EIM_CLK 

EIM clock source

SIM_ERM_CLK 

ERM clock source

SIM_DMA_CLK 

DMA clock source

SIM_MPU_CLK 

MPU clock source

SIM_MSCM_CLK 

MSCM clock source

SIM_END_OF_CLOCKS 

End of SIM clocks

CMP0_CLK 

CMP0 clock source

CRC0_CLK 

CRC0 clock source

DMAMUX0_CLK 

DMAMUX0 clock source

EWM0_CLK 

EWM0 clock source

PORTA_CLK 

PORTA clock source

PORTB_CLK 

PORTB clock source

PORTC_CLK 

PORTC clock source

PORTD_CLK 

PORTD clock source

PORTE_CLK 

PORTE clock source

QSPI0_CLK 

QSPI0 clock source

RTC0_CLK 

RTC0 clock source

SAI0_CLK 

SAI0 clock source

SAI1_CLK 

SAI1 clock source

PCC_END_OF_BUS_CLOCKS 

End of BUS clocks

FlexCAN0_CLK 

FlexCAN0 clock source

FlexCAN1_CLK 

FlexCAN1 clock source

FlexCAN2_CLK 

FlexCAN2 clock source

PDB0_CLK 

PDB0 clock source

PDB1_CLK 

PDB1 clock source

PCC_END_OF_SYS_CLOCKS 

End of SYS clocks

FTFC0_CLK 

FTFC0 clock source

PCC_END_OF_SLOW_CLOCKS 

End of SLOW clocks

ENET0_CLK 

ENET0 clock source

FTM0_CLK 

FTM0 clock source

FTM1_CLK 

FTM1 clock source

FTM2_CLK 

FTM2 clock source

FTM3_CLK 

FTM3 clock source

FTM4_CLK 

FTM4 clock source

FTM5_CLK 

FTM5 clock source

FTM6_CLK 

FTM6 clock source

FTM7_CLK 

FTM7 clock source

PCC_END_OF_ASYNCH_DIV1_CLOCKS 

End of ASYNCH DIV1 clocks

ADC0_CLK 

ADC0 clock source

ADC1_CLK 

ADC1 clock source

FLEXIO0_CLK 

FLEXIO0 clock source

LPI2C0_CLK 

LPI2C0 clock source

LPI2C1_CLK 

LPI2C1 clock source

LPIT0_CLK 

LPIT0 clock source

LPSPI0_CLK 

LPSPI0 clock source

LPSPI1_CLK 

LPSPI1 clock source

LPSPI2_CLK 

LPSPI2 clock source

LPTMR0_CLK 

LPTMR0 clock source

LPUART0_CLK 

LPUART0 clock source

LPUART1_CLK 

LPUART1 clock source

LPUART2_CLK 

LPUART2 clock source

PCC_END_OF_ASYNCH_DIV2_CLOCKS 

End of ASYNCH DIV2 clocks

PCC_END_OF_CLOCKS 

End of PCC clocks

CLOCK_NAME_COUNT 

The total number of entries

Definition at line 705 of file S32K148_features.h.

Structure for the DMA hardware request.

Defines the structure for the DMA hardware request collections. The user can configure the hardware request into DMAMUX to trigger the DMA transfer accordingly. The index of the hardware request varies according to the to SoC.

Enumerator
EDMA_REQ_DISABLED 
ENET_MAC0_TIMER_OR_CH0_CH3 
EDMA_REQ_LPUART0_RX 
EDMA_REQ_LPUART0_TX 
EDMA_REQ_LPUART1_RX 
EDMA_REQ_LPUART1_TX 
EDMA_REQ_LPUART2_RX 
EDMA_REQ_LPUART2_TX 
EDMA_REQ_LPI2C1_RX 
EDMA_REQ_LPI2C1_TX 
EDMA_REQ_FLEXIO_SHIFTER0 
EDMA_REQ_FLEXIO_SHIFTER1 
EDMA_REQ_FLEXIO_SHIFTER2_SAI1_RX 
EDMA_REQ_FLEXIO_SHIFTER3_SAI1_TX 
EDMA_REQ_LPSPI0_RX 
EDMA_REQ_LPSPI0_TX 
EDMA_REQ_LPSPI1_RX 
EDMA_REQ_LPSPI1_TX 
EDMA_REQ_LPSPI2_RX 
EDMA_REQ_LPSPI2_TX 
EDMA_REQ_FTM1_CHANNEL_0 
EDMA_REQ_FTM1_CHANNEL_1 
EDMA_REQ_FTM1_CHANNEL_2 
EDMA_REQ_FTM1_CHANNEL_3 
EDMA_REQ_FTM1_CHANNEL_4 
EDMA_REQ_FTM1_CHANNEL_5 
EDMA_REQ_FTM1_CHANNEL_6 
EDMA_REQ_FTM1_CHANNEL_7 
EDMA_REQ_FTM2_CHANNEL_0 
EDMA_REQ_FTM2_CHANNEL_1 
EDMA_REQ_FTM2_CHANNEL_2 
EDMA_REQ_FTM2_CHANNEL_3 
EDMA_REQ_FTM2_CHANNEL_4 
EDMA_REQ_FTM2_CHANNEL_5 
EDMA_REQ_FTM2_CHANNEL_6 
EDMA_REQ_FTM2_CHANNEL_7 
EDMA_REQ_FTM0_OR_CH0_CH7 
EDMA_REQ_FTM3_OR_CH0_CH7 
EDMA_REQ_FTM4_OR_CH0_CH7 
EDMA_REQ_FTM5_OR_CH0_CH7 
EDMA_REQ_FTM6_OR_CH0_CH7 
EDMA_REQ_FTM7_OR_CH0_CH7 
EDMA_REQ_ADC0 
EDMA_REQ_ADC1 
EDMA_REQ_LPI2C0_RX 
EDMA_REQ_LPI2C0_TX 
EDMA_REQ_PDB0 
EDMA_REQ_PDB1 
EDMA_REQ_CMP0 
EDMA_REQ_PORTA 
EDMA_REQ_PORTB 
EDMA_REQ_PORTC 
EDMA_REQ_PORTD 
EDMA_REQ_PORTE 
EDMA_REQ_FLEXCAN0 
EDMA_REQ_FLEXCAN1 
EDMA_REQ_FLEXCAN2 
EDMA_REQ_SAI0_RX 
EDMA_REQ_SAI0_TX 
EDMA_REQ_LPTMR0 
EDMA_REQ_QUADSPI_RX 
EDMA_REQ_QUADSPI_TX 
EDMA_REQ_DMAMUX_ALWAYS_ENABLED0 
EDMA_REQ_DMAMUX_ALWAYS_ENABLED1 

Definition at line 590 of file S32K148_features.h.

Enumerator
FLEXCAN_CLK_SOURCE_SOSCDIV2 

Clock divider 2 for System OSC

FLEXCAN_CLK_SOURCE_SYS 

Sys clock

Definition at line 359 of file S32K148_features.h.