00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030 #ifndef _SAMV71Q19_
00031 #define _SAMV71Q19_
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042 #ifdef __cplusplus
00043 extern "C" {
00044 #endif
00045
00046 #if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
00047 #include <stdint.h>
00048 #endif
00049
00050
00051
00052
00053
00054
00055
00056
00057 typedef enum IRQn
00058 {
00059
00060 NonMaskableInt_IRQn = -14,
00061 HardFault_IRQn = -13,
00062 MemoryManagement_IRQn = -12,
00063 BusFault_IRQn = -11,
00064 UsageFault_IRQn = -10,
00065 SVCall_IRQn = -5,
00066 DebugMonitor_IRQn = -4,
00067 PendSV_IRQn = -2,
00068 SysTick_IRQn = -1,
00069
00070
00071 SUPC_IRQn = 0,
00072 RSTC_IRQn = 1,
00073 RTC_IRQn = 2,
00074 RTT_IRQn = 3,
00075 WDT_IRQn = 4,
00076 PMC_IRQn = 5,
00077 EFC_IRQn = 6,
00078 UART0_IRQn = 7,
00079 UART1_IRQn = 8,
00080 PIOA_IRQn = 10,
00081 PIOB_IRQn = 11,
00082 PIOC_IRQn = 12,
00083 USART0_IRQn = 13,
00084 USART1_IRQn = 14,
00085 USART2_IRQn = 15,
00086 PIOD_IRQn = 16,
00087 PIOE_IRQn = 17,
00088 HSMCI_IRQn = 18,
00089 TWIHS0_IRQn = 19,
00090 TWIHS1_IRQn = 20,
00091 SPI0_IRQn = 21,
00092 SSC_IRQn = 22,
00093 TC0_IRQn = 23,
00094 TC1_IRQn = 24,
00095 TC2_IRQn = 25,
00096 TC3_IRQn = 26,
00097 TC4_IRQn = 27,
00098 TC5_IRQn = 28,
00099 AFEC0_IRQn = 29,
00100 DACC_IRQn = 30,
00101 PWM0_IRQn = 31,
00102 ICM_IRQn = 32,
00103 ACC_IRQn = 33,
00104 USBHS_IRQn = 34,
00105 MCAN0_IRQn = 35,
00106 MCAN1_IRQn = 37,
00107 GMAC_IRQn = 39,
00108 AFEC1_IRQn = 40,
00109 TWIHS2_IRQn = 41,
00110 SPI1_IRQn = 42,
00111 QSPI_IRQn = 43,
00112 UART2_IRQn = 44,
00113 UART3_IRQn = 45,
00114 UART4_IRQn = 46,
00115 TC6_IRQn = 47,
00116 TC7_IRQn = 48,
00117 TC8_IRQn = 49,
00118 TC9_IRQn = 50,
00119 TC10_IRQn = 51,
00120 TC11_IRQn = 52,
00121 MLB_IRQn = 53,
00122 AES_IRQn = 56,
00123 TRNG_IRQn = 57,
00124 XDMAC_IRQn = 58,
00125 ISI_IRQn = 59,
00126 PWM1_IRQn = 60,
00127 SDRAMC_IRQn = 62,
00128 RSWDT_IRQn = 63,
00129
00130 PERIPH_COUNT_IRQn = 64
00131 } IRQn_Type;
00132
00133 typedef struct _DeviceVectors
00134 {
00135
00136 void* pvStack;
00137
00138
00139 void* pfnReset_Handler;
00140 void* pfnNMI_Handler;
00141 void* pfnHardFault_Handler;
00142 void* pfnMemManage_Handler;
00143 void* pfnBusFault_Handler;
00144 void* pfnUsageFault_Handler;
00145 void* pfnReserved1_Handler;
00146 void* pfnReserved2_Handler;
00147 void* pfnReserved3_Handler;
00148 void* pfnReserved4_Handler;
00149 void* pfnSVC_Handler;
00150 void* pfnDebugMon_Handler;
00151 void* pfnReserved5_Handler;
00152 void* pfnPendSV_Handler;
00153 void* pfnSysTick_Handler;
00154
00155
00156 void* pfnSUPC_Handler;
00157 void* pfnRSTC_Handler;
00158 void* pfnRTC_Handler;
00159 void* pfnRTT_Handler;
00160 void* pfnWDT_Handler;
00161 void* pfnPMC_Handler;
00162 void* pfnEFC_Handler;
00163 void* pfnUART0_Handler;
00164 void* pfnUART1_Handler;
00165 void* pvReserved9;
00166 void* pfnPIOA_Handler;
00167 void* pfnPIOB_Handler;
00168 void* pfnPIOC_Handler;
00169 void* pfnUSART0_Handler;
00170 void* pfnUSART1_Handler;
00171 void* pfnUSART2_Handler;
00172 void* pfnPIOD_Handler;
00173 void* pfnPIOE_Handler;
00174 void* pfnHSMCI_Handler;
00175 void* pfnTWIHS0_Handler;
00176 void* pfnTWIHS1_Handler;
00177 void* pfnSPI0_Handler;
00178 void* pfnSSC_Handler;
00179 void* pfnTC0_Handler;
00180 void* pfnTC1_Handler;
00181 void* pfnTC2_Handler;
00182 void* pfnTC3_Handler;
00183 void* pfnTC4_Handler;
00184 void* pfnTC5_Handler;
00185 void* pfnAFEC0_Handler;
00186 void* pfnDACC_Handler;
00187 void* pfnPWM0_Handler;
00188 void* pfnICM_Handler;
00189 void* pfnACC_Handler;
00190 void* pfnUSBHS_Handler;
00191 void* pfnMCAN0_Handler;
00192 void* pvReserved36;
00193 void* pfnMCAN1_Handler;
00194 void* pvReserved38;
00195 void* pfnGMAC_Handler;
00196 void* pfnAFEC1_Handler;
00197 void* pfnTWIHS2_Handler;
00198 void* pfnSPI1_Handler;
00199 void* pfnQSPI_Handler;
00200 void* pfnUART2_Handler;
00201 void* pfnUART3_Handler;
00202 void* pfnUART4_Handler;
00203 void* pfnTC6_Handler;
00204 void* pfnTC7_Handler;
00205 void* pfnTC8_Handler;
00206 void* pfnTC9_Handler;
00207 void* pfnTC10_Handler;
00208 void* pfnTC11_Handler;
00209 void* pfnMLB_Handler;
00210 void* pvReserved54;
00211 void* pvReserved55;
00212 void* pfnAES_Handler;
00213 void* pfnTRNG_Handler;
00214 void* pfnXDMAC_Handler;
00215 void* pfnISI_Handler;
00216 void* pfnPWM1_Handler;
00217 void* pvReserved61;
00218 void* pfnSDRAMC_Handler;
00219 void* pfnRSWDT_Handler;
00220 } DeviceVectors;
00221
00222
00223 void Reset_Handler ( void );
00224 void NMI_Handler ( void );
00225 void HardFault_Handler ( void );
00226 void MemManage_Handler ( void );
00227 void BusFault_Handler ( void );
00228 void UsageFault_Handler ( void );
00229 void SVC_Handler ( void );
00230 void DebugMon_Handler ( void );
00231 void PendSV_Handler ( void );
00232 void SysTick_Handler ( void );
00233
00234
00235 void ACC_Handler ( void );
00236 void AES_Handler ( void );
00237 void AFEC0_Handler ( void );
00238 void AFEC1_Handler ( void );
00239 void DACC_Handler ( void );
00240 void EFC_Handler ( void );
00241 void GMAC_Handler ( void );
00242 void HSMCI_Handler ( void );
00243 void ICM_Handler ( void );
00244 void ISI_Handler ( void );
00245 void MCAN0_Handler ( void );
00246 void MCAN1_Handler ( void );
00247 void MLB_Handler ( void );
00248 void PIOA_Handler ( void );
00249 void PIOB_Handler ( void );
00250 void PIOC_Handler ( void );
00251 void PIOD_Handler ( void );
00252 void PIOE_Handler ( void );
00253 void PMC_Handler ( void );
00254 void PWM0_Handler ( void );
00255 void PWM1_Handler ( void );
00256 void QSPI_Handler ( void );
00257 void RSTC_Handler ( void );
00258 void RSWDT_Handler ( void );
00259 void RTC_Handler ( void );
00260 void RTT_Handler ( void );
00261 void SDRAMC_Handler ( void );
00262 void SPI0_Handler ( void );
00263 void SPI1_Handler ( void );
00264 void SSC_Handler ( void );
00265 void SUPC_Handler ( void );
00266 void TC0_Handler ( void );
00267 void TC1_Handler ( void );
00268 void TC2_Handler ( void );
00269 void TC3_Handler ( void );
00270 void TC4_Handler ( void );
00271 void TC5_Handler ( void );
00272 void TC6_Handler ( void );
00273 void TC7_Handler ( void );
00274 void TC8_Handler ( void );
00275 void TC9_Handler ( void );
00276 void TC10_Handler ( void );
00277 void TC11_Handler ( void );
00278 void TRNG_Handler ( void );
00279 void TWIHS0_Handler ( void );
00280 void TWIHS1_Handler ( void );
00281 void TWIHS2_Handler ( void );
00282 void UART0_Handler ( void );
00283 void UART1_Handler ( void );
00284 void UART2_Handler ( void );
00285 void UART3_Handler ( void );
00286 void UART4_Handler ( void );
00287 void USART0_Handler ( void );
00288 void USART1_Handler ( void );
00289 void USART2_Handler ( void );
00290 void USBHS_Handler ( void );
00291 void WDT_Handler ( void );
00292 void XDMAC_Handler ( void );
00293
00294
00295
00296
00297
00298 #define __CM7_REV 0x0000
00299 #define __MPU_PRESENT 1
00300 #define __NVIC_PRIO_BITS 3
00301 #define __FPU_PRESENT 1
00302 #define __FPU_DP 1
00303 #define __ICACHE_PRESENT 1
00304 #define __DCACHE_PRESENT 1
00305 #define __DTCM_PRESENT 1
00306 #define __ITCM_PRESENT 1
00307 #define __Vendor_SysTickConfig 0
00308
00309
00310
00311
00312
00313 #include <core_cm7.h>
00314 #if !defined DONT_USE_CMSIS_INIT
00315 #include "system_samv71.h"
00316 #endif
00317
00318
00319
00320
00321
00322
00323
00324
00325
00326 #include "component/component_acc.h"
00327 #include "component/component_aes.h"
00328 #include "component/component_afec.h"
00329 #include "component/component_chipid.h"
00330 #include "component/component_dacc.h"
00331 #include "component/component_efc.h"
00332 #include "component/component_gmac.h"
00333 #include "component/component_gpbr.h"
00334 #include "component/component_hsmci.h"
00335 #include "component/component_icm.h"
00336 #include "component/component_isi.h"
00337 #include "component/component_matrix.h"
00338 #include "component/component_mcan.h"
00339 #include "component/component_mlb.h"
00340 #include "component/component_pio.h"
00341 #include "component/component_pmc.h"
00342 #include "component/component_pwm.h"
00343 #include "component/component_qspi.h"
00344 #include "component/component_rstc.h"
00345 #include "component/component_rswdt.h"
00346 #include "component/component_rtc.h"
00347 #include "component/component_rtt.h"
00348 #include "component/component_sdramc.h"
00349 #include "component/component_smc.h"
00350 #include "component/component_spi.h"
00351 #include "component/component_ssc.h"
00352 #include "component/component_supc.h"
00353 #include "component/component_tc.h"
00354 #include "component/component_trng.h"
00355 #include "component/component_twihs.h"
00356 #include "component/component_uart.h"
00357 #include "component/component_usart.h"
00358 #include "component/component_usbhs.h"
00359 #include "component/component_utmi.h"
00360 #include "component/component_wdt.h"
00361 #include "component/component_xdmac.h"
00362
00363
00364
00365
00366
00367
00368
00369
00370 #include "instance/instance_hsmci.h"
00371 #include "instance/instance_ssc.h"
00372 #include "instance/instance_spi0.h"
00373 #include "instance/instance_tc0.h"
00374 #include "instance/instance_tc1.h"
00375 #include "instance/instance_tc2.h"
00376 #include "instance/instance_twihs0.h"
00377 #include "instance/instance_twihs1.h"
00378 #include "instance/instance_pwm0.h"
00379 #include "instance/instance_usart0.h"
00380 #include "instance/instance_usart1.h"
00381 #include "instance/instance_usart2.h"
00382 #include "instance/instance_mcan0.h"
00383 #include "instance/instance_mcan1.h"
00384 #include "instance/instance_usbhs.h"
00385 #include "instance/instance_afec0.h"
00386 #include "instance/instance_dacc.h"
00387 #include "instance/instance_acc.h"
00388 #include "instance/instance_icm.h"
00389 #include "instance/instance_isi.h"
00390 #include "instance/instance_gmac.h"
00391 #include "instance/instance_tc3.h"
00392 #include "instance/instance_spi1.h"
00393 #include "instance/instance_pwm1.h"
00394 #include "instance/instance_twihs2.h"
00395 #include "instance/instance_afec1.h"
00396 #include "instance/instance_mlb.h"
00397 #include "instance/instance_aes.h"
00398 #include "instance/instance_trng.h"
00399 #include "instance/instance_xdmac.h"
00400 #include "instance/instance_qspi.h"
00401 #include "instance/instance_smc.h"
00402 #include "instance/instance_sdramc.h"
00403 #include "instance/instance_matrix.h"
00404 #include "instance/instance_utmi.h"
00405 #include "instance/instance_pmc.h"
00406 #include "instance/instance_uart0.h"
00407 #include "instance/instance_chipid.h"
00408 #include "instance/instance_uart1.h"
00409 #include "instance/instance_efc.h"
00410 #include "instance/instance_pioa.h"
00411 #include "instance/instance_piob.h"
00412 #include "instance/instance_pioc.h"
00413 #include "instance/instance_piod.h"
00414 #include "instance/instance_pioe.h"
00415 #include "instance/instance_rstc.h"
00416 #include "instance/instance_supc.h"
00417 #include "instance/instance_rtt.h"
00418 #include "instance/instance_wdt.h"
00419 #include "instance/instance_rtc.h"
00420 #include "instance/instance_gpbr.h"
00421 #include "instance/instance_rswdt.h"
00422 #include "instance/instance_uart2.h"
00423 #include "instance/instance_uart3.h"
00424 #include "instance/instance_uart4.h"
00425
00426
00427
00428
00429
00430
00431
00432
00433 #define ID_SUPC ( 0)
00434 #define ID_RSTC ( 1)
00435 #define ID_RTC ( 2)
00436 #define ID_RTT ( 3)
00437 #define ID_WDT ( 4)
00438 #define ID_PMC ( 5)
00439 #define ID_EFC ( 6)
00440 #define ID_UART0 ( 7)
00441 #define ID_UART1 ( 8)
00442 #define ID_SMC ( 9)
00443 #define ID_PIOA (10)
00444 #define ID_PIOB (11)
00445 #define ID_PIOC (12)
00446 #define ID_USART0 (13)
00447 #define ID_USART1 (14)
00448 #define ID_USART2 (15)
00449 #define ID_PIOD (16)
00450 #define ID_PIOE (17)
00451 #define ID_HSMCI (18)
00452 #define ID_TWIHS0 (19)
00453 #define ID_TWIHS1 (20)
00454 #define ID_SPI0 (21)
00455 #define ID_SSC (22)
00456 #define ID_TC0 (23)
00457 #define ID_TC1 (24)
00458 #define ID_TC2 (25)
00459 #define ID_TC3 (26)
00460 #define ID_TC4 (27)
00461 #define ID_TC5 (28)
00462 #define ID_AFEC0 (29)
00463 #define ID_DACC (30)
00464 #define ID_PWM0 (31)
00465 #define ID_ICM (32)
00466 #define ID_ACC (33)
00467 #define ID_USBHS (34)
00468 #define ID_MCAN0 (35)
00469 #define ID_MCAN1 (37)
00470 #define ID_GMAC (39)
00471 #define ID_AFEC1 (40)
00472 #define ID_TWIHS2 (41)
00473 #define ID_SPI1 (42)
00474 #define ID_QSPI (43)
00475 #define ID_UART2 (44)
00476 #define ID_UART3 (45)
00477 #define ID_UART4 (46)
00478 #define ID_TC6 (47)
00479 #define ID_TC7 (48)
00480 #define ID_TC8 (49)
00481 #define ID_TC9 (50)
00482 #define ID_TC10 (51)
00483 #define ID_TC11 (52)
00484 #define ID_MLB (53)
00485 #define ID_AES (56)
00486 #define ID_TRNG (57)
00487 #define ID_XDMAC (58)
00488 #define ID_ISI (59)
00489 #define ID_PWM1 (60)
00490 #define ID_SDRAMC (62)
00491 #define ID_RSWDT (63)
00492
00493 #define ID_PERIPH_COUNT (64)
00494
00495
00496
00497
00498
00499
00500
00501
00502 #if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
00503 #define HSMCI (0x40000000U)
00504 #define SSC (0x40004000U)
00505 #define SPI0 (0x40008000U)
00506 #define TC0 (0x4000C000U)
00507 #define TC1 (0x40010000U)
00508 #define TC2 (0x40014000U)
00509 #define TWIHS0 (0x40018000U)
00510 #define TWIHS1 (0x4001C000U)
00511 #define PWM0 (0x40020000U)
00512 #define USART0 (0x40024000U)
00513 #define USART1 (0x40028000U)
00514 #define USART2 (0x4002C000U)
00515 #define MCAN0 (0x40030000U)
00516 #define MCAN1 (0x40034000U)
00517 #define USBHS (0x40038000U)
00518 #define AFEC0 (0x4003C000U)
00519 #define DACC (0x40040000U)
00520 #define ACC (0x40044000U)
00521 #define ICM (0x40048000U)
00522 #define ISI (0x4004C000U)
00523 #define GMAC (0x40050000U)
00524 #define TC3 (0x40054000U)
00525 #define SPI1 (0x40058000U)
00526 #define PWM1 (0x4005C000U)
00527 #define TWIHS2 (0x40060000U)
00528 #define AFEC1 (0x40064000U)
00529 #define MLB (0x40068000U)
00530 #define AES (0x4006C000U)
00531 #define TRNG (0x40070000U)
00532 #define XDMAC (0x40078000U)
00533 #define QSPI (0x4007C000U)
00534 #define SMC (0x40080000U)
00535 #define SDRAMC (0x40084000U)
00536 #define MATRIX (0x40088000U)
00537 #define UTMI (0x400E0400U)
00538 #define PMC (0x400E0600U)
00539 #define UART0 (0x400E0800U)
00540 #define CHIPID (0x400E0940U)
00541 #define UART1 (0x400E0A00U)
00542 #define EFC (0x400E0C00U)
00543 #define PIOA (0x400E0E00U)
00544 #define PIOB (0x400E1000U)
00545 #define PIOC (0x400E1200U)
00546 #define PIOD (0x400E1400U)
00547 #define PIOE (0x400E1600U)
00548 #define RSTC (0x400E1800U)
00549 #define SUPC (0x400E1810U)
00550 #define RTT (0x400E1830U)
00551 #define WDT (0x400E1850U)
00552 #define RTC (0x400E1860U)
00553 #define GPBR (0x400E1890U)
00554 #define RSWDT (0x400E1900U)
00555 #define UART2 (0x400E1A00U)
00556 #define UART3 (0x400E1C00U)
00557 #define UART4 (0x400E1E00U)
00558 #else
00559 #define HSMCI ((Hsmci *)0x40000000U)
00560 #define SSC ((Ssc *)0x40004000U)
00561 #define SPI0 ((Spi *)0x40008000U)
00562 #define TC0 ((Tc *)0x4000C000U)
00563 #define TC1 ((Tc *)0x40010000U)
00564 #define TC2 ((Tc *)0x40014000U)
00565 #define TWIHS0 ((Twihs *)0x40018000U)
00566 #define TWIHS1 ((Twihs *)0x4001C000U)
00567 #define PWM0 ((Pwm *)0x40020000U)
00568 #define USART0 ((Usart *)0x40024000U)
00569 #define USART1 ((Usart *)0x40028000U)
00570 #define USART2 ((Usart *)0x4002C000U)
00571 #define MCAN0 ((Mcan *)0x40030000U)
00572 #define MCAN1 ((Mcan *)0x40034000U)
00573 #define USBHS ((Usbhs *)0x40038000U)
00574 #define AFEC0 ((Afec *)0x4003C000U)
00575 #define DACC ((Dacc *)0x40040000U)
00576 #define ACC ((Acc *)0x40044000U)
00577 #define ICM ((Icm *)0x40048000U)
00578 #define ISI ((Isi *)0x4004C000U)
00579 #define GMAC ((Gmac *)0x40050000U)
00580 #define TC3 ((Tc *)0x40054000U)
00581 #define SPI1 ((Spi *)0x40058000U)
00582 #define PWM1 ((Pwm *)0x4005C000U)
00583 #define TWIHS2 ((Twihs *)0x40060000U)
00584 #define AFEC1 ((Afec *)0x40064000U)
00585 #define MLB ((Mlb *)0x40068000U)
00586 #define AES ((Aes *)0x4006C000U)
00587 #define TRNG ((Trng *)0x40070000U)
00588 #define XDMAC ((Xdmac *)0x40078000U)
00589 #define QSPI ((Qspi *)0x4007C000U)
00590 #define SMC ((Smc *)0x40080000U)
00591 #define SDRAMC ((Sdramc *)0x40084000U)
00592 #define MATRIX ((Matrix *)0x40088000U)
00593 #define UTMI ((Utmi *)0x400E0400U)
00594 #define PMC ((Pmc *)0x400E0600U)
00595 #define UART0 ((Uart *)0x400E0800U)
00596 #define CHIPID ((Chipid *)0x400E0940U)
00597 #define UART1 ((Uart *)0x400E0A00U)
00598 #define EFC ((Efc *)0x400E0C00U)
00599 #define PIOA ((Pio *)0x400E0E00U)
00600 #define PIOB ((Pio *)0x400E1000U)
00601 #define PIOC ((Pio *)0x400E1200U)
00602 #define PIOD ((Pio *)0x400E1400U)
00603 #define PIOE ((Pio *)0x400E1600U)
00604 #define RSTC ((Rstc *)0x400E1800U)
00605 #define SUPC ((Supc *)0x400E1810U)
00606 #define RTT ((Rtt *)0x400E1830U)
00607 #define WDT ((Wdt *)0x400E1850U)
00608 #define RTC ((Rtc *)0x400E1860U)
00609 #define GPBR ((Gpbr *)0x400E1890U)
00610 #define RSWDT ((Rswdt *)0x400E1900U)
00611 #define UART2 ((Uart *)0x400E1A00U)
00612 #define UART3 ((Uart *)0x400E1C00U)
00613 #define UART4 ((Uart *)0x400E1E00U)
00614 #endif
00615
00616
00617
00618
00619
00620
00621
00622
00623 #include "pio/pio_samv71q19.h"
00624
00625
00626
00627
00628
00629
00630 #define IFLASH_SIZE (0x80000u)
00631 #define IFLASH_PAGE_SIZE (512u)
00632 #define IFLASH_LOCK_REGION_SIZE (8192u)
00633 #define IFLASH_NB_OF_PAGES (1024u)
00634 #define IFLASH_NB_OF_LOCK_BITS (32u)
00635 #define IRAM_SIZE (0x40000u)
00636
00637 #define QSPIMEM_ADDR (0x80000000u)
00638 #define AXIMX_ADDR (0xA0000000u)
00639 #define ITCM_ADDR (0x00000000u)
00640 #define IFLASH_ADDR (0x00400000u)
00641 #define IROM_ADDR (0x00800000u)
00642 #define DTCM_ADDR (0x20000000u)
00643 #define IRAM_ADDR (0x20400000u)
00644 #define EBI_CS0_ADDR (0x60000000u)
00645 #define EBI_CS1_ADDR (0x61000000u)
00646 #define EBI_CS2_ADDR (0x62000000u)
00647 #define EBI_CS3_ADDR (0x63000000u)
00648 #define SDRAM_CS_ADDR (0x70000000u)
00649
00650
00651
00652
00653
00654 #define CHIP_JTAGID (0x05B3D03FUL)
00655 #define CHIP_CIDR (0xA12D0A00UL)
00656 #define CHIP_EXID (0x00000002UL)
00657
00658
00659
00660
00661
00662
00663
00664
00665 #define CHIP_FREQ_SLCK_RC_MIN (20000UL)
00666 #define CHIP_FREQ_SLCK_RC (32000UL)
00667 #define CHIP_FREQ_SLCK_RC_MAX (44000UL)
00668 #define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL)
00669 #define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL)
00670 #define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL)
00671 #define CHIP_FREQ_CPU_MAX (120000000UL)
00672 #define CHIP_FREQ_XTAL_32K (32768UL)
00673 #define CHIP_FREQ_XTAL_12M (12000000UL)
00674
00675
00676 #define CHIP_FREQ_FWS_0 (20000000UL)
00677 #define CHIP_FREQ_FWS_1 (40000000UL)
00678 #define CHIP_FREQ_FWS_2 (60000000UL)
00679 #define CHIP_FREQ_FWS_3 (80000000UL)
00680 #define CHIP_FREQ_FWS_4 (100000000UL)
00681 #define CHIP_FREQ_FWS_5 (123000000UL)
00682
00683 #ifdef __cplusplus
00684 }
00685 #endif
00686
00687
00688
00689 #endif