00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030 #ifndef SAMS7_CHIP_H
00031 #define SAMS7_CHIP_H
00032
00033 #include "compiler.h"
00034
00035
00036
00037
00038
00039 #define SHAREABLE 1
00040 #define NON_SHAREABLE 0
00041
00042
00043
00044
00045 #define STRONGLY_ORDERED_SHAREABLE_TYPE ((0x00 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos)) // DO not care //
00046 #define SHAREABLE_DEVICE_TYPE ((0x00 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos)) // DO not care //
00047 #define INNER_OUTER_NORMAL_WT_NWA_TYPE(x) ((0x00 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00048 #define INNER_OUTER_NORMAL_WB_NWA_TYPE(x) ((0x00 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00049 #define INNER_OUTER_NORMAL_NOCACHE_TYPE(x) ((0x01 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00050 #define INNER_OUTER_NORMAL_WB_RWA_TYPE(x) ((0x01 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00051 #define NON_SHAREABLE_DEVICE_TYPE ((0x02 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos)) // DO not care //
00052
00053
00054
00055 #define INNER_NORMAL_NOCACHE_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00056 #define INNER_NORMAL_WB_RWA_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (DISABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00057 #define INNER_NORMAL_WT_NWA_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (DISABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00058 #define INNER_NORMAL_WB_NWA_TYPE(x) ((0x04 << MPU_RASR_TEX_Pos) | (ENABLE << MPU_RASR_C_Pos) | (ENABLE << MPU_RASR_B_Pos) | (x << MPU_RASR_S_Pos))
00059
00060
00061 #ifndef SCB_VTOR_TBLBASE_Pos
00062 #define SCB_VTOR_TBLBASE_Pos 29
00063 #define SCB_VTOR_TBLBASE_Msk (1UL << SCB_VTOR_TBLBASE_Pos)
00064 #endif
00065
00066
00067
00068
00069
00070 #include "include/acc.h"
00071 #include "include/aes.h"
00072 #include "include/afec.h"
00073 #include "include/efc.h"
00074 #include "include/pio.h"
00075 #include "include/pio_it.h"
00076 #include "include/efc.h"
00077 #include "include/rstc.h"
00078 #include "include/mpu.h"
00079 #include "include/gmac.h"
00080 #include "include/gmacd.h"
00081 #include "include/video.h"
00082 #include "include/icm.h"
00083 #include "include/isi.h"
00084 #include "include/exceptions.h"
00085 #include "include/pio_capture.h"
00086 #include "include/rtc.h"
00087 #include "include/rtt.h"
00088 #include "include/tc.h"
00089 #include "include/timetick.h"
00090 #include "include/twi.h"
00091 #include "include/flashd.h"
00092 #include "include/pmc.h"
00093 #include "include/pwmc.h"
00094 #include "include/mcan.h"
00095 #include "include/supc.h"
00096 #include "include/usart.h"
00097 #include "include/uart.h"
00098 #include "include/isi.h"
00099 #include "include/hsmci.h"
00100 #include "include/ssc.h"
00101 #include "include/twi.h"
00102 #include "include/trng.h"
00103 #include "include/wdt.h"
00104 #include "include/spi.h"
00105 #include "include/qspi.h"
00106 #include "include/trace.h"
00107 #include "include/xdmac.h"
00108 #include "include/xdma_hardware_interface.h"
00109 #include "include/xdmad.h"
00110 #include "include/mcid.h"
00111 #include "include/twid.h"
00112 #include "include/spi_dma.h"
00113 #include "include/qspi_dma.h"
00114 #include "include/uart_dma.h"
00115 #include "include/usart_dma.h"
00116 #include "include/twid.h"
00117 #include "include/afe_dma.h"
00118 #include "include/dac_dma.h"
00119 #include "include/usbhs.h"
00120
00121 #define ENABLE_PERIPHERAL(dwId) PMC_EnablePeripheral(dwId)
00122 #define DISABLE_PERIPHERAL(dwId) PMC_DisablePeripheral(dwId)
00123
00124 #endif