

**STM32F303x6/x8 Rev Z device limitations****Silicon identification**

This errata sheet applies to revision Z of the STMicroelectronics STM32F303xx products. These families feature an ARM® 32-bit Cortex®-M4 FPU core, for which an errata notice is also available (see [Section 1](#) for details).

[Section 2](#) gives a detailed description of the product silicon limitations.

The products are identifiable as shown in [Table 1](#):

- By the revision code marked below the order code on the device package
- By the last three digits of the Internal order code printed on the box label

The full list of part numbers is shown in [Table 2](#).

**Table 1. Device identification<sup>(1)</sup>**

Order code	Revision code <sup>(2)</sup> marked on device
STM32F303xx	"Z"

1. The REV\_ID bits in the DBGMCU\_IDCODE register show the revision code of the device (see the STM32F303xx reference manual for details on how to find the revision code).
2. Refer to [Appendix A: Revision code on device marking](#) for details on how to identify the Revision code on the different packages.

**Table 2. Device summary**

Reference	Part number
STM32F303xx	STM32F303K6, STM32F303C6, STM32F303R6 STM32F303K8, STM32F303C8, STM32F303R8

# Contents

<b>1</b>	<b>ARM 32-bit Cortex-M4 FPU core limitations</b>	<b>3</b>
1.1	Cortex-M4 FPU core interrupted loads to stack pointer can cause erroneous behavior	3
<b>2</b>	<b>STM32F303xx silicon limitations</b>	<b>4</b>
2.1	ADC limitations	5
2.1.1	DMA Overrun in dual interleaved mode with single DMA channel	5
2.1.2	Sampling time shortened in JAUTO autodelayed mode	5
2.1.3	Injected queue of context is not available in case of JQM = 0	5
2.2	SPI peripheral limitations	6
2.2.1	Packing mode limitation at reception	6
2.3	I <sup>2</sup> C peripheral limitations	7
2.3.1	10-bit slave mode: wrong direction bit value after Read header reception	7
2.3.2	10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection	8
2.3.3	Wakeup frames may not wakeup the MCU mode when STOP mode entry follows I <sup>2</sup> C enabling	8
2.3.4	Wrong behaviors in Stop mode when wakeup from Stop mode is disabled in I2C	9
2.3.5	Wakeup frame may not wakeup from STOP if $t_{HD(STA)}$ is close to $t_{su(HSI)}$ in Fast-mode and Fast-mode Plus.	9
2.4	USART peripheral limitation	10
2.4.1	When PCLK is selected as clock source for USART1, PCLK1 is used instead of PCLK2	10
2.5	GPIO peripheral limitation	10
2.5.1	GPIOx locking mechanism is not working properly for GPIOx_OTYPE register	10
	<b>Appendix A Revision code on device marking</b>	<b>11</b>
	<b>Revision history</b>	<b>13</b>

# 1 ARM 32-bit Cortex-M4 FPU core limitations

An errata notice of the STM32F303xx core is available from the following web address:  
<http://infocenter.arm.com>.

All the described limitations are minor and related to the revision r0p1-v1 of the Cortex-M4 FPU core. [Table 3](#) summarizes these limitations and their implications on the behavior of STM32F30xxx devices.

**Table 3. Cortex-M4 FPU core limitations and impact on microcontroller behavior**

ARM ID	ARM category	ARM summary of errata	Impact on STM32F30xxx
752419	Cat 2	Interrupted loads to SP can cause erroneous behavior	Minor

## 1.1 Cortex-M4 FPU core interrupted loads to stack pointer can cause erroneous behavior

### Description

An interrupt occurring during the data-phase of a single word load to the stack pointer (SP/R13) can cause an erroneous behavior of the device. In addition, returning from the interrupt results in the load instruction being executed with an additional time.

For all the instructions performing an update of the base register, the base register is erroneously updated on each execution, resulting in the stack pointer being loaded from an incorrect memory location.

The instructions affected by this limitation are the following:

- LDR SP, [Rn],#imm
- LDR SP, [Rn,#imm]!
- LDR SP, [Rn,#imm]
- LDR SP, [Rn]
- LDR SP, [Rn,Rm]

### Workaround

As of today, no compiler generates these particular instructions. This limitation can only occur with hand-written assembly code.

Both issues can be solved by replacing the direct load to the stack pointer by an intermediate load to a general-purpose register followed by a move to the stack pointer.

Example:

Replace LDR SP, [R0] by

LDR R2,[R0]

MOV SP,R2

## 2 STM32F303xx silicon limitations

[Table 4](#) gives quick references to all documented limitations.

Legend for [Table 4](#) is as follows:

A = workaround available;

N = no workaround available;

P = partial workaround available,

'-' and grayed = fixed.

**Table 4. Summary of silicon limitations**

Links to silicon limitations		Revision Z
Section 2.1: ADC limitations	<a href="#">Section 2.1.1: DMA Overrun in dual interleaved mode with single DMA channel</a>	A
	<a href="#">Section 2.1.2: Sampling time shortened in JAUTO autodelayed mode</a>	A
	<a href="#">Section 2.1.3: Injected queue of context is not available in case of JQM = 0</a>	N
Section 2.2: SPI peripheral limitations	<a href="#">Section 2.2.1: Packing mode limitation at reception</a>	N
Section 2.3: I <sup>2</sup> C peripheral limitations	<a href="#">Section 2.3.1: 10-bit slave mode: wrong direction bit value after Read header reception</a>	A
	<a href="#">Section 2.3.2: 10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection</a>	N
	<a href="#">Section 2.3.3: Wakeup frames may not wakeup the MCU mode when STOP mode entry follows I<sup>2</sup>C enabling</a>	A
	<a href="#">Section 2.3.4: Wrong behaviors in Stop mode when wakeup from Stop mode is disabled in I2C</a>	A
	<a href="#">Section 2.3.5: Wakeup frame may not wakeup from STOP if <math>t_{HD(STA)}</math> is close to <math>t_{su(HSI)}</math> in Fast-mode and Fast-mode Plus.</a>	P
Section 2.4: USART peripheral limitation	<a href="#">Section 2.4.1: When PCLK is selected as clock source for USART1, PCLK1 is used instead of PCLK2</a>	A
Section 2.5: GPIO peripheral limitation	<a href="#">Section 2.5.1: GPIOx locking mechanism is not working properly for GPIOx_OTYPE register</a>	A

## 2.1 ADC limitations

### 2.1.1 DMA Overrun in dual interleaved mode with single DMA channel

#### Description

DMA overrun conditions can be encountered when two ADCs are working in dual interleaved mode with a single DMA channel for both (MDMA[1:0]bits equal to 0b10 or 0b11). This limitation applies in Single, Continuous and Discontinuous mode.

#### Workaround

The MDMA [1:0] bits must be kept cleared and each ADC must have its own DMA channel enabled (dual DMA configuration).

### 2.1.2 Sampling time shortened in JAUTO autodelayed mode

#### Description

When the ADC is configured in JAUTO single conversion mode (CONT=0), with autodelayed mode enabled (AUTDLY = 1), if the last regular conversion is read and a new regular trigger arrives before the JEOS bit is cleared, the first regular conversion sampling time is shortened by 1 cycle.

This does not apply for configuration where SMP = 000 (1.5 cycle sampling time), or if the interval between triggers is always above the auto-injected sequence conversion period.

#### Workaround

The sampling time can be increased by 1 clock cycle if the situation is foreseen.

### 2.1.3 Injected queue of context is not available in case of JQM = 0

#### Description

The queue mechanism is not functional when JQM = 0. The effective queue length is equal to 1 stage: a new context written before the previous context's consumption will lead to a queue overflow and will be ignored.

Consequently, the ADC must be stopped before programming the JSQR register.

#### Workaround

None.

## 2.2 SPI peripheral limitations

### 2.2.1 Packing mode limitation at reception

#### Description

When the SPI is configured in the short data frame mode, the packing mode on the reception side may not be usable. Using this feature may generate a wrong RXNE event to an Interrupt or DMA request and so the software may read back inconsistent data with FIFO pointers misalignment on the reception FIFO.

The worst case is the slave mode if the external master is running in continuous mode without clock interruption between two data transfers.

In full duplex master mode, it runs correctly if the SPI is working in non-continuous mode, meaning that the SPI is transferring two data, then stopping the data transmission until the two data received are read back before sending the next two data.

Conditions to see this limitation:

- Packing mode is used
- SPI master (in continuous mode) or slave (worst case)
- Full duplex or receiver mode

If the packing mode is used in reception mode, the FIFO reception threshold has to be set to 16 bit. Under those setting and conditions, when a read operation (half-word to read two data in one APB access) takes place while the FIFO level is equal to 3/4 (new data came before the two first ones are read), the 16-bit read decreases the FIFO level to 1/4. The RXNE flag is not de-asserted (clear condition on FIFO empty event) and a new request is present to read back two data although the FIFO contains only one data. Read and write pointers in the FIFO become misaligned and the data is corrupted.

The packing mode in reception has to be discarded when the conditions described above are met. It means that the reception FIFO requests that the data is read back until the FIFO content is empty. It also means that for short data frame (the worst case being the 4-bit data size), if the software or the DMA is not able to manage the high data rate when the SPI is running full speed, an Overrun condition may occur at regular intervals.

#### Workaround

There is no workaround.

The only way to avoid this overrun condition would be to slow down the SPI communication clock frequency in order to let time to the DMA (best case) to read back data without any FIFO full condition.

## 2.3 I<sup>2</sup>C peripheral limitations

### 2.3.1 10-bit slave mode: wrong direction bit value after Read header reception

#### Description

Under specific conditions, the transfer direction bit DIR (bit 16 of status register I2C\_ISR) is low instead of high after reception of the 10-bit addressing Read header. Nevertheless, the I<sup>2</sup>C operates correctly in slave transmission mode, and data can be sent using the TXIS flag.

To see the limitation, all the following conditions have to be fulfilled:

- I<sup>2</sup>C has to be configured in 10-bit addressing mode (OA1MODE is set in the I2C\_OAR1 register).
- The high LSBs of the I<sup>2</sup>C slave address are equal to the 10-bit addressing Read header value (i.e. OA1[7:3] = 11110, OA1[2] = OA1[9], OA1[1] = OA1[8] and OA1[0] = 1 in the I2C\_OAR1 register).
- The I<sup>2</sup>C receives the 10-bit addressing Read header (0x 1111 0XX1) after the repeated start condition to enter slave transmission mode.

As a result, the DIR bit is incorrect in slave mode under specific conditions.

#### Workaround

If possible, do not use these four values as 10-bit addresses in slave mode:

- OA1[9:0] = 0011110001
- OA1[9:0] = 0111110011
- OA1[9:0] = 1011110101
- OA1[9:0] = 1111110111

If one of these addresses is the I<sup>2</sup>C slave address, the DIR bit must not be used in the FW.

### 2.3.2 10-bit combined with 7-bit slave mode: ADDCODE may indicate wrong slave address detection

#### Description

Under specific conditions, the ADDCODE (Address match code) in the I2C\_ISR register indicates a wrong slave address.

To see the limitation, all the following conditions have to be fulfilled:

- The I<sup>2</sup>C slave address OA1 is enabled and configured in 10-bit mode (OA1EN=1 and OA1MODE=1)
- Another 7-bit slave address is enabled and the bits 1 to 7 of the 10-bit slave address OA1 are equal to the 7-bit slave address, ie. one of the configurations below is set:
  - OA2EN=1 and OA2MSK = 0 and OA1[7:1] = OA2[7:1]
  - OA2EN=1 and OA2MSK = 1 and OA1[7:2] = OA2[7:2]
  - OA2EN=1 and OA2MSK = 2 and OA1[7:3] = OA2[7:3]
  - OA2EN=1 and OA2MSK = 3 and OA1[7:4] = OA2[7:4]
  - OA2EN=1 and OA2MSK = 4 and OA1[7:5] = OA2[7:5]
  - OA2EN=1 and OA2MSK = 5 and OA1[7:6] = OA2[7:6]
  - OA2EN=1 and OA2MSK = 6 and OA1[7] = OA2[7]
  - OA2EN=1 and OA2MSK = 7
  - GCEN=1 and OA1[7:1] = 0b0000000
  - ALERTEN=1 and OA1[7:1] = 0b0001100
  - SMBDEN=1 and OA1[7:1] = 0b1100001
  - SMBHEN=1 and OA1[7:1] = 0b0001000
- The master starts a transfer addressed to the 10-bit slave address OA1.

As a result, after the address reception, the ADDCODE value is OA1[7:1] equal to the 7-bit slave address, instead of 0b11110 & OA1[9:8].

#### Workaround

None. If several slave addresses are enabled, mixing 10-bit and 7-bit addresses, the 10-bit Slave address OA1 [7:1] must not be equal to the 7-bit slave address.

### 2.3.3 Wakeup frames may not wakeup the MCU mode when STOP mode entry follows I<sup>2</sup>C enabling

#### Description

If the I<sup>2</sup>C is enabled (PE = 1) and wakeup from STOP enabled in I<sup>2</sup>C (WUPEN=1) while a transfer occurs on the I<sup>2</sup>C bus and STOP mode is entered during the same transfer while SCL=0, the I<sup>2</sup>C is not able to detect the following START condition. This means that if the I<sup>2</sup>C is addressed, it will not wake up the MCU and this address is not acknowledged.

#### Workaround

After enabling the I<sup>2</sup>C (PE is set to 1), wait for a temporization before entering STOP mode, to ensure that the eventual on-going frame is finished.



### 2.3.4 Wrong behaviors in Stop mode when wakeup from Stop mode is disabled in I2C

#### Description

When wakeup from Stop mode is disabled in I2C (WUPEN = 0) and the MCU enters Stop mode while a transfer is on going on the bus, some wrong behaviors may happen:

1. BUSY flag can be wrongly set when the MCU exits Stop mode. This prevents from initiating a transfer in master mode, as the START condition cannot be sent when BUSY is set.
2. If clock stretching is enabled (NOSTRETCH = 0), the I2C clock SCL may be stretched low by the I2C as long as the MCU is in Stop mode. This limitation may occur when the Stop mode is entered during the address phase of a transfer on the I2C bus while SCL = 0. Therefore the transfer may be stalled as long as the MCU is in Stop mode. The probability of the occurrence depends also on the timings configuration, the peripheral clock frequency and the I2C bus frequency.

These behaviors can occur in Slave mode and in Master mode in a multi-master topology.

#### Workaround

Disable the I2C (PE=0) before entering Stop mode and re-enable it in Run mode.

### 2.3.5 Wakeup frame may not wakeup from STOP if $t_{HD(STA)}$ is close to $t_{su(HSI)}$ in Fast-mode and Fast-mode Plus.

#### Description

Under specific conditions and if the START condition hold time  $t_{HD(STA)}$  duration is very close to the HSI start-up time duration  $t_{su(HSI)}$ , the I<sup>2</sup>C is not able to detect the address match and to wake up the MCU from STOP. The  $t_{su(HSI)}$  is between 1  $\mu$ s and 2  $\mu$ s (refer to product datasheet), therefore this issue cannot occur in Standard mode. To see the limitation, one of the conditions listed below has to be met:

- Timeout detection is enabled (TIMOUTEN=1 or TEXTEN=1) and the frame before the wakeup frame is abnormally finished due to a I<sup>2</sup>C Timeout detection (TIMOUT=1).
- The slave arbitration is lost during the frame before the wakeup frame (ARLO=1). According to standards, the slave arbitration is not applicable in I<sup>2</sup>C and used only in SMBus, for which the transfer is done in Standard mode. Therefore when the standards are respected this condition does not lead to the limitation.
- The MCU enters STOP mode while another slave is addressed, after the address phase and before the STOP condition (BUSY=1).
- The MCU is in STOP mode and another slave is addressed before the I<sup>2</sup>C is addressed.

*Note: The last three conditions can occur only in a multi-slave network. In STOP mode, the HSI is powered on by the I<sup>2</sup>C when a START condition is detected (SDA falling edge while SCL is high). The HSI is used to receive the address and it is powered off after the address reception is case it is not the I<sup>2</sup>C slave address. If one of the conditions above is met and if the SCL falling edge following the START condition occurs on the first cycle of the I2CCLK clock (HSI), the address reception is not correctly done and the address match wakeup interrupt is not generated.*

### Workaround

None at MCU level. To ensure the correct behavior in a multi-slave network, the master should use a START condition hold time lower than 1  $\mu$ s or greater than 2  $\mu$ s.

If the wakeup frame is not acknowledged by the I<sup>2</sup>C:

- If the master can program the duration of the START hold time: the master should decrease or increase the START condition hold time for more than one HSI period and resend the wakeup frame.
- If the master can change the I<sup>2</sup>C transfer mode: the master should switch to Standard mode and resend the wakeup frame.

## 2.4 USART peripheral limitation

### 2.4.1 When PCLK is selected as clock source for USART1, PCLK1 is used instead of PCLK2

#### Description

USART1 is mapped on the fast APB (APB2) and its clock can be selected among four different sources using the USART1SW [1:0] bits in the RCC\_CFGR3 register.

The default configuration selects PCLK1 (APB1 clock) as USART1 clock source instead of PCLK2 (APB2 clock).

#### Workaround

There is no workaround. To reach 9 Mbaud, System Clock (SYSCLK) should be selected as USART1 clock source.

## 2.5 GPIO peripheral limitation

### 2.5.1 GPIOx locking mechanism is not working properly for GPIOx\_OTYPE register

#### Description

Locking of GPIOx\_OTYPER[i] with i = 15..8 depends on the setting of GPIOx\_LCKR[i-8] and not from the setting of GPIOx\_LCKR[i]. GPIOx\_LCKR[i-8] locks GPIOx\_OTYPER[i] together with GPIOx\_OTYPER[i-8]. It is not possible to lock GPIOx\_OTYPER[i] with i = 15..8, without locking also GPIOx\_OTYPER[i-8].

#### Workaround

The only way to lock GPIOx\_OTYPER[i] with i=15..8 is to lock also GPIOx\_OTYPER[i-8].

## Appendix A Revision code on device marking

The following figures show the marking compositions for the LQFP64, LQFP48 and LQFP32 packages. The only fields shown are the Additional fields containing the revision code and the Year and Week fields making up the date code.

**Figure 1. LQFP64 top package view**





Figure 2. LQFP48 and LQFP32 package top view



## Revision history

**Table 5. Document revision history**

Date	Revision	Changes
11-Apr-2014	1	Initial release

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**ST PRODUCTS ARE NOT DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2014 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)