


Table of Contents	
CONTENTS HISTORY	
: REV MODIFICATIONS	
3	BLOCK DIAGRAM
4	VYBRID MISC PIN
5	POWER DISTRIBUTION
6	SERIAL INTERFACE
7	PERIPHERALS
8	ELEVATOR CONNECTORS
9	TWRPI & POT & ACC & SS
10	DDR3 & NAND FLASH
11	USB

Revisions			
Rev	Description	Date	Approved
X1	Initial	30 Dec 11	Anthony H.
A	Release	21 Mar 12	Anthony H.
B	Release	24 May 12	Anthony H.
C	Release	29 June 12	Anthony H.
E	Release	22 Aug 12	Anthony H.
F	Release	18 Oct 12	Anthony H.
G	Release	19 Dec 12	Anthony H.
G1	Release	11 July 13	Naoum G.
G2	Update	24 July 13	Naoum G.
G3	Release	26 July 13	Naoum G.
G4	Update	08 Nov 13	Naoum G.
G5	Update	21 Nov 13	Jiri K.
G6	Update	22 Nov 13	Jiri K.
G7	Update	24 Dec 13	Guillermo Ron
H	Release	23 Jan 14	Guillermo Ron

TWR-VF65GS10

VYBRID TOWER SYSTEM MODULE

		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-8598	
This document contains information proprietary to Freescale and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of Freescale.			
Designer:		ICAP Classification: FCP: FIUC: X PUBI:	
Drawing Title:		TWR-VF65GS10	
Drawn by: Jun Q.		Page Title: Table of Contents & Revisions	
Approved: Naoum G. & Jiri K.	Size C	Document Number SCH-27442 PDF: SPF-27442	Rev H
Date: Thursday, January 23, 2014		Sheet 1 of 11	

Global Power & Ground Nets

NET	VOLTAGE	DESCRIPTION
Pxx_ELEV	xx	Input/output power from/to Elevators.
P5V_USB	5V	Input power. Filtered from USB connector. Input to USB power switch.
P5V_SW	5V	Output of USB power switch, enabled by input of USB power supply.
P5V	5V	Source from either P5V_ELEV, or USB0_VBUS, or USB_VBUS, or external source.
P3V3	3.3V	Output of high-power Switch-Mode regulator.
VCC_3V3_K20	3.3V	Output of low-power Linear regulator, power supply for K20 (Kinetis).
VCC_3V3_MCU	3.3V	MCU digital power. Comes from P3V3.
VCC_2V5	2.5V	DDR3 2.5V pre-drive supply.
VCC_1V5	1.5V	DDR3 1.5V main IO supply.
VCC_1V2	1.2V	MCU core power. Output of regulator based on on-chip controller and external ballast transistor.
GND	0V	Main Ground


Main Revision Modifications:





- 100mil headers replaced with smaller 2mm ones.
- 5V and 3.3V power partition changed.
- Quad SPI and USB data switches deleted (bypassed).
- Vybrid ballast transistor powered from 1.5V, not 3.3V.
- 1.5V generated by Swith-Mode, not Linear regulator.
- Optional "Virtual VF3xx" configuration created.
- Optional VADCSE[0:3] and LVDS0 connections provided.
- Vybrid USB ports made compliant with USB spec.
- Vybrid Power-On-Reset active timeout made longer to guarantee proper SD card initialization.
- Initial current consumption of OpenSDA USB port lowered to make compliant with USB spec (by splitting RESET_B net).
- Removing U1 and powering K20 (Kinetis) by its internal regualtor output 3.3V (which is regulated from elevator P5V or USB switch P5V_SW).
- Optional Ethernet MII interface added (DNP-ed 0-Ohm resistors).
- DDR3: external termination deleted, Vref circuit simplified.
- Series 0-Ohm resistors added into I2C0, I2C1, and I2C2 lines to Elevator for flexibility.
- Filtering (series ferrite beads) added into x_AFE and x_ADC power rails for better performance.
- New button SW4 added to test low power use cases.

- Unless Otherwise Specified:
 - All resistors are in ohms
 - All capacitors are in uF
 - All voltages are DC
 - All polarized capacitors are aluminum electrolytic.
- Interrupted lines coded with the same letter or letter combinations are electrically connected.
- Device type number is for reference only. The number varies with the manufacturer.
- Special signal usage:
 - _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
- Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.
- Specific PCB LAYOUT notes are detailed in ITALICS.*
- Special component funtion notes are detailed in Narrow Arial.
- Jumper setting notes are detailed in Courier New.
- Version modifications are detailed in Arial.

ICAP Classification: FCP: FIUQ: X PUBI:		
Drawing Title: TWR-VF65GS10		
Page Title: 02-Notes & Rev Modifications		
Size C	Document Number SCH-27442 PDF: SPF-27442	Rev H
Date: Thursday, January 23, 2014	Sheet 2 of 11	

Block Diagram





Revision Modification Note:

Added:
- R156...R158,
- TP17, and TP18,
- TPVs.

Deleted: R149, R150.

Changed:
- C6, C7, C8, C9, and R151 footprint changed from 0603 to 0402.
- C70 and C73 changed from 47pF to 18pF. (for BOM consolidation).
- 0402 capacitors (close to MCU) footprint from CC0402_25 to 0402_CC.

ICAP Classification: FCP: FIUC: X PUBL:


Drawing Title: **TWR-VF65GS10**

Page Title: **Vybrid Misc Pin**


Size C	Document Number	Rev H
	SCH-27442 PDF: SPF-27442	

Date: Thursday, January 23, 2014 Sheet 4 of 11

Layout Note:
Place 0.22uF close to each SDRAM pin,
better on opposite PCB side under the 364BGA.




Layout Note:
Place 0.22uF close to each VDD pin,
better to place one
by one at the opposite PCB side under the 364BGA.





Layout Note:
Place 0.1uF close to each VDD33 pin,
better to place one
by one at the opposite PCB side under the 364BGA.

2016/25/32
Coin Cell

1.5V REGULATOR



3.3V REGULATOR



For application without 1.5V rail,
i.e. without DDR, e.g. VF3xx:
install diodes and move 0-ohm
resistor from position A to B.
R171 default: position A.


Best performance when x_AFE
rails powered from dedicated
linear voltage regulators.

Revision Modification Note:

Added:
- series ferrite beads on x_AFE and x_ADC rails (FB4, FB5, FB6, FB7).
- 1.5V DC/DC (U26, R168, R167, C169, C170, R172, L3, R169, R170, SH1).
- others (DD2, D13, D14, J9, DD4, R171, D2, Q4, R173).

Deleted: DDR termination U5, R98,...., U2.
DNP-ed: C57, C60, C63, C65, C66, and C110.

Changed:
- J20 from 1x4 to 1x3,
- C47 from 10uF to 4.7uF (as per Datasheet),
- R145 from 1.8K to 1.18K,
- R133 from 10K to 1.18K,
- Q1 from NJD2873T4 to PBSS4021NT,
- All 10uF 16V are 0805
- All 100mil headers to 2mm ones,
- 0402 capacitors (close to MCU) footprint from CC0402_25 to 0402_CC, and change to be 0.22uF
- 0603 capacitors (close to MCU) footprint from CC0603_OV to 0603_CC, and change to be 4.7uF



Default: 1-2
1-2: Peripheral, Self-powered
2-3: Peripheral, Bus-powered

From USB Peripheral Connector
USB0_VBUS

From USB Host Connector
USB1_VBUS


Best performance when x_ADC
rails powered from dedicated
linear voltage regulators.
Most critical for VREFH_ADC:
without power filtering, actual ADC
resolution might be degraded.

ICAP Classification: FCP: FIUC: X PUBI:
Drawing Title: **TWR-VF65GS10**
Page Title: **Power Distribution**

Size C	Document Number SCH-27442 PDF: SPF-27442	Rev H
--------	--	-------

Date: Thursday, January 23, 2014 Sheet 5 of 11

Serial Interface



Revision Modification Note:

Added: DD1, Q3, U25, D13, TZ1, R160, TP16, J19, J28, U25 (to improve SD boot).

Deleted: U16, U17, C18, C97, U1, C39.

DNP-ed:

- R99,
- R37 (and changed from 10K to 4.7K).
- R161, R162, C165

Changed:


- R31 and R36 from 240 to 1.18K (to optimize D7 brightness),
- Ferrite beads from 330/0805 to 120/0402,
- Q2 from MMBT3904 to NTS4001NT1G,
- R42 from 10K to 1.18K.

ICAP Classification:	FCP:	FIUC: X PUBL:
Drawing Title:		
TWR-VF65GS10		
Page Title:		
Serial Interface		
Size	Document Number	Rev
C	SCH-27442 PDF:SPF-27442	H
Date:	Thursday, January 23, 2014	Sheet 6 of 11


JTAG+TRACE 38pin MICTOR ETMv3

MICRO SD INTERFACE

Layout Note:
Place 38-pin connector in corner on top side, oriented so that ribbon cable comes out of tower board.



BOOT CONFIG



Revision Modification Note:

- Added:
 - RCON16 and RCON18 (PTB18 and PTB19 are removed),
 - SW4, R58
 - R91 and R92 (pull-up for SW1 and SW4 respectively)
- Deleted: R70.


Changed:

- R29 and R32 from 1K to 1.18K to optimize D3 brightness,
- R27 from 240 to 1.18K to optimize D1 brightness,
- J22 from larger 2x6 with 2mm pitch to smaller 2x5 with 2mm pitch (USB0_SEL function deleted).

ICAP Classification: FCP: FIUC: X PUBL:	
Drawing Title: TWR-VF65GS10	
Page Title: Peripherals	
Size C	Document Number SCH-27442 PDF: SPF-27442
Date: Thursday, January 23, 2014	Sheet 7 of 11



Optional MII0 interface:
 PTA6 ? MII0_TXCLK to J17A ?B14 (also used as RMII0_CLKIN)
 PTA21 ?MII0_RXCLK to J17A ?A15 (also used as AI2_RX_BCLK)
 PTD17 ?MII0_TXERR to J17A ?B16
 PTD18 ?MII0_TX2 to J17A ?B18
 PTD19 ?MII0_TX3 to J17A ?B17
 PTD20 ?MII0_COL to J17A ?B12
 PTD21 ?MII0_CRS to J17A ?A12
 PTD22 ?MII0_RX2 to J17A ?A18
 PTD23 ?MII0_RX3 to J17A ?A17
 PTDx signals also used by NAND => no simultaneous use of NAND and MII0.



Use (R21) to switch between RMII CLK and MII TXCLK. R21 default: Position A

To use CAN1, populate R10 and R11. SW1 and SW2 push buttons (Sheet 7) cannot be used in this case.


Use (R182) to switch between SAI RX BCLK and MII RXCLK. R182 default: Position A

Revision Modification Note:
 Added:
 - Series 0-Ohm resistors into I2C0, I2C1, and I2C2 lines to Elevator for flexibility.
 - DNP-ed series 0-Ohm resistors for optional MII0 interface (R175-R181).
 - R182 3-pad, R56, R191, R192, R193, R194.
 Changed:
 - R21 made 3-pad.
 - R2, R3, R17, R18, R74, and R75 from 0R to 33R
 (to improve signal integrity on PTA30 and PTA31 lines bearing TRACE signals).


freescale semiconductor

ICAP Classification: FCP: FIUC: X PUBI:
 Drawing Title: **TWR-VF65GS10**
 Page Title: **Elevator Connector**


Size C	Document Number SCH-27442 PDF: SPF-27442	Rev H
Date: Thursday, January 23, 2014	Sheet 8 of 11	



GENERAL PURPOSE TWRPI



SERIAL PORTS SELECTION





POTENTIOMETER

Default:
 J23 (1-3 & 2-4) and (7-9 & 8-10)
 Vybrid SCI1 to OpenSDA (K20)
 Vybrid SCI2 to Elev UART1 (TWR-SER)

Alternative 1:
 J23 (1-2 & 3-4) and (7-8 & 9-10)
 Vybrid SCI1 to Elev UART1 (TWR-SER)
 Vybrid SCI2 to OpenSDA (K20)

Alternative 2:
 J23 (2-4) and (8-10)
 Vybrid SCI1 to Elev UART0 (populate R81 and R82)
 Vybrid SCI2 to Elev UART1 (TWR-SER)





ACCELEROMETER

Revision Modification Note:
 Added: FB15, R174, R44 (DNP-ed), R57.
 Changed: J23 (2x2) + J24 (2x2) replaced with J23 (2x5 2mm pitch) (BOM consolidation)


ICAP Classification: FCP: _____ FIUO: X PUBI: _____
 Drawing Title: **TWR-VF65GS10**
 Page Title: **TWRPI & POT & ACC & SS**

Size B	Document Number SCH-27442 PDF: SPF-27442	Rev H
Date: Thursday, January 23, 2014	Sheet 9 of 11	


DDR3 MEMORIES AND TERMINATIONS



NAND FLASH



QSPI NAND FLASH



Revision Modification Note:

- Added:
 - TPVs on unused DDR3 lines.
 - New "0.75V Reference" circuit.
 - R153 and R154 (to support DDR3 Self-Refresh mode when Hybrid in LPStop modes).
- Deleted: DDR3 termination.
- DNP-ed: R107.
- Changed:
 - C51 from 47uF to 10uF (BOM consolidation).


ICAP Classification: FCP: FIUC: X PUBL:

Drawing Title: **TWR-VF65GS10**

Page Title: **DDR3 & NAND Flash**



Size C	Document Number	Rev H
	SCH-27442 PDF: SPF-27442	

Date: Thursday, January 23, 2014 Sheet 10 of 11




Use (R164 + R165) to switch between local and Elevator.

Resistors R164 and R165 default population position is Position A.



Layout Note:
 To optimize signal integrity, place (R164 + R165) and USB DN and DP signals in same layer (90-Ohm differential line).



Revision Modification Note:

Added:

- TPVs,
- USB bypass for deleted U15,
- C167 and C168 (USB spec),
- R163 (DNP-ed).
- R46 (DNP-ed).
- R164, R165.

Deleted: C26, C27, U15, C53.

DNP-ed: C127, C128.

Changed:

- C44 from 10uF to 4.7uF (USB spec).

ICAP Classification:	FCP: _____	FIUO: X PUBLI: _____
Drawing Title:		
TWR-VF65GS10		
Page Title:		
USB		
Size B	Document Number	Rev H
	SCH-27442 PDF: SPF-27442	
Date:	Thursday, January 23, 2014	Sheet 11 of 11